Home
last modified time | relevance | path

Searched refs:REG_SC_BK3B_46_L (Results 1 – 14 of 14) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_dip.c280 SC_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_dip.c299 SC_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_dip.c366 SC_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_dip.c364 SC_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_dip.c364 SC_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_dip.c519 SC_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_dip.c488 SC_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_dip.c490 SC_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_dip.c368 SC_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_dip.c853 DIP_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_dip.c854 DIP_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_dip.c854 DIP_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_dip.c854 DIP_W2BYTE(0, REG_SC_BK3B_46_L, u16InputLineCount); in Hal_SC_DWIN_Set_vsd_input_line_count()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/
H A Dhwreg_sc.h11532 #define REG_SC_BK3B_46_L _PK_L_(0x3B, 0x46) macro