Home
last modified time | relevance | path

Searched refs:REG_SC_BK3B_30_L (Results 1 – 16 of 16) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_dip.c997 DIP_W2BYTEMSK(0, REG_SC_BK3B_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap()
1972 DIP_W2BYTEMSK(0, REG_SC_BK3B_30_L,0,BIT(5)|BIT(0)); in HAL_XC_DIP_SetDataFmt()
1979 DIP_W2BYTEMSK(0, REG_SC_BK3B_30_L, (BIT(5)|BIT(0)),(BIT(5)|BIT(0))); in HAL_XC_DIP_SetDataFmt()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_dip.c1043 DIP_W2BYTEMSK(0, REG_SC_BK3B_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap()
2091 DIP_W2BYTEMSK(0, REG_SC_BK3B_30_L,0,BIT(5)|BIT(0)); in HAL_XC_DIP_SetDataFmt()
2098 DIP_W2BYTEMSK(0, REG_SC_BK3B_30_L, (BIT(5)|BIT(0)),(BIT(5)|BIT(0))); in HAL_XC_DIP_SetDataFmt()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_dip.c1298 SC_W4BYTE(0, REG_SC_BK3B_30_L, u32BufEnd); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_dip.c1309 SC_W4BYTE(0, REG_SC_BK3B_30_L, u32BufEnd); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_dip.c1805 SC_W4BYTE(0, REG_SC_BK3B_30_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_dip.c1785 SC_W4BYTE(0, REG_SC_BK3B_30_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_dip.c1880 SC_W4BYTE(0, REG_SC_BK3B_30_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_dip.c2060 SC_W4BYTE(0, REG_SC_BK3B_30_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_dip.c2186 SC_W4BYTE(0, REG_SC_BK3B_30_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_dip.c2188 SC_W4BYTE(0, REG_SC_BK3B_30_L, u64BufEnd); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_dip.c1918 SC_W4BYTE(0, REG_SC_BK3B_30_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_dip.c2554 DIP_W4BYTE(0, REG_SC_BK3B_30_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_dip.c2509 DIP_W4BYTE(0, REG_SC_BK3B_30_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_dip.c2555 DIP_W4BYTE(0, REG_SC_BK3B_30_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_dip.c2509 DIP_W4BYTE(0, REG_SC_BK3B_30_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/
H A Dhwreg_sc.h11488 #define REG_SC_BK3B_30_L _PK_L_(0x3B, 0x30) macro