Home
last modified time | relevance | path

Searched refs:REG_SC_BK3B_10_L (Results 1 – 17 of 17) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_dip.c1294 SC_W4BYTE(0, REG_SC_BK3B_10_L, u32BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_dip.c1305 SC_W4BYTE(0, REG_SC_BK3B_10_L, u32BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_dip.c1801 SC_W4BYTE(0, REG_SC_BK3B_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_dip.c1781 SC_W4BYTE(0, REG_SC_BK3B_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_dip.c1876 SC_W4BYTE(0, REG_SC_BK3B_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/
H A Dmdrv_sc_DIPscaling.c2201 phyOutYAdress = SC_R4BYTE(0, REG_SC_BK3B_10_L) * u16BusSize; in MDrv_XC_DIP_Read_Info()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_dip.c2056 SC_W4BYTE(0, REG_SC_BK3B_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/
H A Dmhal_dip.c2182 SC_W4BYTE(0, REG_SC_BK3B_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_dip.c2184 SC_W4BYTE(0, REG_SC_BK3B_10_L, u64BufStart / u16BusSize); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_dip.c1911 SC_W4BYTE(0, REG_SC_BK3B_10_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_dip.c2547 DIP_W4BYTE(0, REG_SC_BK3B_10_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_dip.c2502 DIP_W4BYTE(0, REG_SC_BK3B_10_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_dip.c2548 DIP_W4BYTE(0, REG_SC_BK3B_10_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_dip.c2502 DIP_W4BYTE(0, REG_SC_BK3B_10_L, u64_result); // input address0 in HAL_XC_DIP_SetBase0()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/
H A Dmhal_dip.c1421 DIP_W2BYTEMSK(0, REG_SC_BK3B_10_L, BIT(0) ,BIT(0)); in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_dip.c1474 DIP_W2BYTEMSK(0, REG_SC_BK3B_10_L, BIT(0) ,BIT(0)); in HAL_XC_DIP_Init()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/
H A Dhwreg_sc.h11424 #define REG_SC_BK3B_10_L _PK_L_(0x3B, 0x10) macro