| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/ |
| H A D | mhal_dip.c | 165 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 905 SC_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)|BIT(0)); in HAL_XC_DIP_SetDataFmt() 912 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, (BIT(5)|BIT(0)),(BIT(5)|BIT(0))); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/ |
| H A D | mhal_dip.c | 184 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 924 SC_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)|BIT(0)); in HAL_XC_DIP_SetDataFmt() 931 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, (BIT(5)|BIT(0)),(BIT(5)|BIT(0))); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/ |
| H A D | mhal_dip.c | 187 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1063 SC_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)|BIT(0)); in HAL_XC_DIP_SetDataFmt() 1070 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, (BIT(5)|BIT(0)),(BIT(5)|BIT(0))); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/ |
| H A D | mhal_dip.c | 185 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1061 SC_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)|BIT(0)); in HAL_XC_DIP_SetDataFmt() 1068 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, (BIT(5)|BIT(0)),(BIT(5)|BIT(0))); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/ |
| H A D | mhal_dip.c | 185 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1146 SC_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)|BIT(0)); in HAL_XC_DIP_SetDataFmt() 1153 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, (BIT(5)|BIT(0)),(BIT(5)|BIT(0))); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/ |
| H A D | mhal_dip.c | 993 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1934 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, BIT(0), BIT(0)); in HAL_XC_DIP_SetDataFmt() 1941 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)); in HAL_XC_DIP_SetDataFmt() 1950 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, BIT(5),BIT(5)); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/ |
| H A D | mhal_dip.c | 340 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1292 SC_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)|BIT(0)); in HAL_XC_DIP_SetDataFmt() 1299 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, (BIT(5)|BIT(0)),(BIT(5)|BIT(0))); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/ |
| H A D | mhal_dip.c | 309 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1268 SC_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)|BIT(0)); in HAL_XC_DIP_SetDataFmt() 1275 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, (BIT(5)|BIT(0)),(BIT(5)|BIT(0))); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/ |
| H A D | mhal_dip.c | 311 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1270 SC_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)|BIT(0)); in HAL_XC_DIP_SetDataFmt() 1277 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, (BIT(5)|BIT(0)),(BIT(5)|BIT(0))); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/ |
| H A D | mhal_dip.c | 189 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1179 SC_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)); in HAL_XC_DIP_SetDataFmt() 1187 SC_W2BYTEMSK(0, REG_SC_BK34_30_L, BIT(5),BIT(5)); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/ |
| H A D | mhal_dip.c | 1039 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 2053 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, BIT(0), BIT(0)); in HAL_XC_DIP_SetDataFmt() 2060 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)); in HAL_XC_DIP_SetDataFmt() 2069 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, BIT(5),BIT(5)); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/ |
| H A D | mhal_dip.c | 674 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1793 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)); in HAL_XC_DIP_SetDataFmt() 1801 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, BIT(5),BIT(5)); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/ |
| H A D | mhal_dip.c | 675 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1759 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)); in HAL_XC_DIP_SetDataFmt() 1767 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, BIT(5),BIT(5)); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/ |
| H A D | mhal_dip.c | 675 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1794 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)); in HAL_XC_DIP_SetDataFmt() 1802 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, BIT(5),BIT(5)); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/ |
| H A D | mhal_dip.c | 675 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, bEnable ? BIT(3) : 0, BIT(3)); in Hal_SC_DWIN_set_422_cbcr_swap() 1759 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L,0,BIT(5)); in HAL_XC_DIP_SetDataFmt() 1767 DIP_W2BYTEMSK(0, REG_SC_BK34_30_L, BIT(5),BIT(5)); in HAL_XC_DIP_SetDataFmt()
|
| /utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/ |
| H A D | hwreg_sc.h | 10610 #define REG_SC_BK34_30_L _PK_L_(0x34, 0x30) macro
|