| /utopia/UTPA2-700.0.x/modules/pq/hal/mooney/pq/ |
| H A D | mhal_pq.c | 765 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, (u16Ramcode & 0x1FF), 0x01FF); //data[8:0] in Hal_PQ_set_sram_icc_crd_table()
766 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in Hal_PQ_set_sram_icc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mooney/ace/ |
| H A D | mhal_ace.c | 823 while (SC_R2BYTE(0, REG_SC_BK1C_7A_L) & BIT(15)); in Hal_ACE_Set_ICC_SRAM()
826 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, (pBuf[i] & 0x1FF), 0x01FF); //data in Hal_ACE_Set_ICC_SRAM()
828 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in Hal_ACE_Set_ICC_SRAM()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/ace/ |
| H A D | mhal_ace.c | 1108 while (SC_R2BYTE(0, REG_SC_BK1C_7A_L) & BIT(15)); in Hal_ACE_Set_ICC_SRAM()
1111 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, (pBuf[i] & 0x1FF), 0x01FF); //data in Hal_ACE_Set_ICC_SRAM()
1113 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in Hal_ACE_Set_ICC_SRAM()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/ace/ |
| H A D | mhal_ace.c | 1140 while (SC_R2BYTE(0, REG_SC_BK1C_7A_L) & BIT(15)); in Hal_ACE_Set_ICC_SRAM()
1143 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, (pBuf[i] & 0x1FF), 0x01FF); //data in Hal_ACE_Set_ICC_SRAM()
1145 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in Hal_ACE_Set_ICC_SRAM()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/messi/ace/ |
| H A D | mhal_ace.c | 1095 while (SC_R2BYTE(0, REG_SC_BK1C_7A_L) & BIT(15)); in Hal_ACE_Set_ICC_SRAM()
1098 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, (pBuf[i] & 0x1FF), 0x01FF); //data in Hal_ACE_Set_ICC_SRAM()
1100 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in Hal_ACE_Set_ICC_SRAM()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/ace/ |
| H A D | mhal_ace.c | 1095 while (SC_R2BYTE(0, REG_SC_BK1C_7A_L) & BIT(15)); in Hal_ACE_Set_ICC_SRAM()
1098 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, (pBuf[i] & 0x1FF), 0x01FF); //data in Hal_ACE_Set_ICC_SRAM()
1100 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in Hal_ACE_Set_ICC_SRAM()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/ace/ |
| H A D | mhal_ace.c | 1164 while (SC_R2BYTE(0, REG_SC_BK1C_7A_L) & BIT(15)); in Hal_ACE_Set_ICC_SRAM()
1167 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, (pBuf[i] & 0x1FF), 0x01FF); //data in Hal_ACE_Set_ICC_SRAM()
1169 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in Hal_ACE_Set_ICC_SRAM()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/ace/ |
| H A D | mhal_ace.c | 1164 while (SC_R2BYTE(0, REG_SC_BK1C_7A_L) & BIT(15)); in Hal_ACE_Set_ICC_SRAM()
1167 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, (pBuf[i] & 0x1FF), 0x01FF); //data in Hal_ACE_Set_ICC_SRAM()
1169 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in Hal_ACE_Set_ICC_SRAM()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/manhattan/pq/ |
| H A D | mhal_pq.c | 579 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, pBuf[i], 0x01FF); //data[8:0] in _Hal_PQ_set_sram_icc_crd_table()
580 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in _Hal_PQ_set_sram_icc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/ace/ |
| H A D | mhal_ace.c | 1583 while (SC_R2BYTE(0, REG_SC_BK1C_7A_L) & BIT(15)); in Hal_ACE_Set_ICC_SRAM()
1586 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, (pBuf[i] & 0x1FF), 0x01FF); //data in Hal_ACE_Set_ICC_SRAM()
1588 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in Hal_ACE_Set_ICC_SRAM()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/ace/ |
| H A D | mhal_ace.c | 1583 while (SC_R2BYTE(0, REG_SC_BK1C_7A_L) & BIT(15)); in Hal_ACE_Set_ICC_SRAM()
1586 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, (pBuf[i] & 0x1FF), 0x01FF); //data in Hal_ACE_Set_ICC_SRAM()
1588 SC_W2BYTEMSK(0, REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in Hal_ACE_Set_ICC_SRAM()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/M7821/pq/ |
| H A D | mhal_pq.c | 1014 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, pBuf[i], 0x01FF); //data[8:0] in _Hal_PQ_set_sram_icc_crd_table()
1015 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in _Hal_PQ_set_sram_icc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/M7621/pq/ |
| H A D | mhal_pq.c | 1014 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, pBuf[i], 0x01FF); //data[8:0] in _Hal_PQ_set_sram_icc_crd_table()
1015 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in _Hal_PQ_set_sram_icc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/maserati/pq/ |
| H A D | mhal_pq.c | 1014 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, pBuf[i], 0x01FF); //data[8:0] in _Hal_PQ_set_sram_icc_crd_table()
1015 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in _Hal_PQ_set_sram_icc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/pq/hal/maxim/pq/ |
| H A D | mhal_pq.c | 1014 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, pBuf[i], 0x01FF); //data[8:0] in _Hal_PQ_set_sram_icc_crd_table()
1015 MApi_XC_W2BYTEMSK(REG_SC_BK1C_7A_L, BIT(15), BIT(15)); // io_w enable in _Hal_PQ_set_sram_icc_crd_table()
|
| /utopia/UTPA2-700.0.x/modules/wble/hal/manhattan/wble/include/ |
| H A D | hwreg_wble.h | 5825 #define REG_SC_BK1C_7A_L _PK_L_(0x1C, 0x7A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maldives/ace/include/ |
| H A D | hwreg_ace.h | 5825 #define REG_SC_BK1C_7A_L _PK_L_(0x1C, 0x7A) macro
|
| /utopia/UTPA2-700.0.x/modules/dlc/hal/k6/dlc/include/ |
| H A D | hwreg_dlc.h | 5827 #define REG_SC_BK1C_7A_L _PK_L_(0x1C, 0x7A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mainz/ace/include/ |
| H A D | hwreg_ace.h | 5827 #define REG_SC_BK1C_7A_L _PK_L_(0x1C, 0x7A) macro
|
| /utopia/UTPA2-700.0.x/modules/dlc/hal/manhattan/dlc/include/ |
| H A D | hwreg_dlc.h | 5827 #define REG_SC_BK1C_7A_L _PK_L_(0x1C, 0x7A) macro
|
| /utopia/UTPA2-700.0.x/modules/wble/hal/macan/wble/include/ |
| H A D | hwreg_wble.h | 5825 #define REG_SC_BK1C_7A_L _PK_L_(0x1C, 0x7A) macro
|
| /utopia/UTPA2-700.0.x/modules/dlc/hal/curry/dlc/include/ |
| H A D | hwreg_dlc.h | 5827 #define REG_SC_BK1C_7A_L _PK_L_(0x1C, 0x7A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/mustang/ace/include/ |
| H A D | hwreg_ace.h | 5825 #define REG_SC_BK1C_7A_L _PK_L_(0x1C, 0x7A) macro
|
| /utopia/UTPA2-700.0.x/modules/dlc/hal/M7821/dlc/include/ |
| H A D | hwreg_dlc.h | 5827 #define REG_SC_BK1C_7A_L _PK_L_(0x1C, 0x7A) macro
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/ace/include/ |
| H A D | hwreg_ace.h | 5825 #define REG_SC_BK1C_7A_L _PK_L_(0x1C, 0x7A) macro
|