Home
last modified time | relevance | path

Searched refs:REG_SC_BK10_10_L (Results 1 – 25 of 62) sorted by relevance

123

/utopia/UTPA2-700.0.x/modules/xc/drv/pnl/
H A DdrvPNL.c298 …SC_W2BYTEMSK(pPNLInstancePrivate->u32DeviceID, REG_SC_BK10_10_L, (pstPanelInitData->bManuelVSyncCt… in _MDrv_PNL_Init_XC_VOP()
299 …SC_W2BYTEMSK(pPNLInstancePrivate->u32DeviceID, REG_SC_BK10_10_L, BIT(14), BIT(14)); //defaul… in _MDrv_PNL_Init_XC_VOP()
1355 …ysncMode = (MS_BOOL)(SC_R2BYTEMSK(pPNLInstancePrivate->u32DeviceID, REG_SC_BK10_10_L, BIT(15)) >> … in MDrv_PNL_GetDataFromRegister()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/
H A Dmdrv_sc_display.c2548 MS_U16 u16OldVSyncMode = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L) & BIT(15); in _MDrv_XC_SetOutputVSyncMode()
2555 …MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK10_10_L, u16OldVSyncMode, BIT(15)); // output Vsync st… in _MDrv_XC_SetOutputVSyncMode()
2560 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, u16OldVSyncMode, BIT(15)); //Manual ou… in _MDrv_XC_SetOutputVSyncMode()
7005 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, BIT(15)|BIT(14), 0xFF00); // set output v… in MDrv_XC_SetFreeRunTiming()
7009 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, BIT(14), 0x7700); // set output sync ctl … in MDrv_XC_SetFreeRunTiming()
8707 …if(SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L) & BIT(15)) //If manual Vsync mode, keep S… in MDrv_XC_GetDefaultHVSyncInfo()
H A Dmdrv_sc_display.c.02546 MS_U16 u16OldVSyncMode = SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L) & BIT(15);
2553 …MDrv_XC_MLoad_WriteCmd(pInstance, REG_SC_BK10_10_L, u16OldVSyncMode, BIT(15)); // output Vsync st…
2558 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, u16OldVSyncMode, BIT(15)); //Manual ou…
7003 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, BIT(15)|BIT(14), 0xFF00); // set output v…
7007 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, BIT(14), 0x7700); // set output sync ctl …
8705 …if(SC_R2BYTE(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L) & BIT(15)) //If manual Vsync mode, keep S…
H A Dmvideo_context.c2901 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, (pstVOPData->bManuelVSyncCtrl << 15), BIT… in MDrv_XC_Set_VOP()
2902 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, BIT(14), BIT(14)); //default set to… in MDrv_XC_Set_VOP()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_sc.c4338 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, (pstVOPData->bManuelVSyncCtrl << 15), BIT… in MHAL_SC_set_VOP()
4339 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, BIT(14), BIT(14)); //default set to… in MHAL_SC_set_VOP()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_sc.c4366 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, (pstVOPData->bManuelVSyncCtrl << 15), BIT… in MHAL_SC_set_VOP()
4367 …SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, BIT(14), BIT(14)); //default set to… in MHAL_SC_set_VOP()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_frc.c1640 …if ((SC_R2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, BIT(15)) == BIT(15)) && // Not Auto… in MHal_FRC_Set_Pipe_Delay_Value()
/utopia/UTPA2-700.0.x/modules/xc/drv/pnl/include/
H A Dpnl_hwreg_utility2.h417 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_frc.c2015 …if ((SC_R2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, BIT(15)) == BIT(15)) && // Not Auto… in MHal_FRC_Set_Pipe_Delay_Value()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_frc.c2016 …if ((SC_R2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK10_10_L, BIT(15)) == BIT(15)) && // Not Auto… in MHal_FRC_Set_Pipe_Delay_Value()
/utopia/UTPA2-700.0.x/modules/wble/hal/manhattan/wble/include/
H A Dhwreg_wble.h3530 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/ace/include/
H A Dhwreg_ace.h3530 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/k6/dlc/include/
H A Dhwreg_dlc.h3532 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/ace/include/
H A Dhwreg_ace.h3532 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/manhattan/dlc/include/
H A Dhwreg_dlc.h3532 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/macan/wble/include/
H A Dhwreg_wble.h3530 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/curry/dlc/include/
H A Dhwreg_dlc.h3532 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/ace/include/
H A Dhwreg_ace.h3530 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/M7821/dlc/include/
H A Dhwreg_dlc.h3532 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/ace/include/
H A Dhwreg_ace.h3530 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/messi/dlc/include/
H A Dhwreg_dlc.h3532 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/messi/wble/include/
H A Dhwreg_wble.h3530 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/M7821/wble/include/
H A Dhwreg_wble.h3530 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/ace/include/
H A Dhwreg_ace.h3530 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/maxim/wble/include/
H A Dhwreg_wble.h3530 #define REG_SC_BK10_10_L _PK_L_(0x10, 0x10) macro

123