Home
last modified time | relevance | path

Searched refs:REG_SC_BK02_48_L (Results 1 – 25 of 73) sorted by relevance

123

/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/
H A Dmhal_sc.c2739 SC_W2BYTEMSK(0,REG_SC_BK02_48_L, (bEnable?BIT(15):0), BIT(15)); in Hal_SC_IP2_PreFilter_Enable()
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/
H A Dmhal_sc.c2759 SC_W2BYTEMSK(0,REG_SC_BK02_48_L, (bEnable?BIT(15):0), BIT(15)); in Hal_SC_IP2_PreFilter_Enable()
/utopia/UTPA2-700.0.x/modules/pq/hal/mooney/pq/include/
H A DMooney_Main.c2248 { PQ_MAP_REG(REG_SC_BK02_48_L), 0x0F, 0x00/*OFF*/,
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_sc.c3482 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK02_48_L, (bEnable?BIT(15):0), BIT(15)); in Hal_SC_IP2_PreFilter_Enable()
/utopia/UTPA2-700.0.x/modules/pq/hal/maserati/pq/include/
H A DMaserati_Main.c2477 { PQ_MAP_REG(REG_SC_BK02_48_L), 0x0F, 0x00/*OFF*/,
/utopia/UTPA2-700.0.x/modules/pq/hal/M7821/pq/include/
H A DMaserati_Main.c4853 { PQ_MAP_REG(REG_SC_BK02_48_L), 0x0F, 0x00/*OFF*/,
/utopia/UTPA2-700.0.x/modules/pq/hal/manhattan/pq/include/
H A DManhattan_Main.c2470 { PQ_MAP_REG(REG_SC_BK02_48_L), 0x0F, 0x00/*OFF*/,
/utopia/UTPA2-700.0.x/modules/wble/hal/manhattan/wble/include/
H A Dhwreg_wble.h775 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/ace/include/
H A Dhwreg_ace.h775 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/k6/dlc/include/
H A Dhwreg_dlc.h777 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/ace/include/
H A Dhwreg_ace.h775 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/manhattan/dlc/include/
H A Dhwreg_dlc.h777 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_sc.c3608 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK02_48_L, (bEnable?BIT(15):0), BIT(15)); in Hal_SC_IP2_PreFilter_Enable()
/utopia/UTPA2-700.0.x/modules/pq/hal/maxim/pq/include/
H A DMaxim_Main.c4855 { PQ_MAP_REG(REG_SC_BK02_48_L), 0x0F, 0x00/*OFF*/,
/utopia/UTPA2-700.0.x/modules/wble/hal/macan/wble/include/
H A Dhwreg_wble.h775 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/curry/dlc/include/
H A Dhwreg_dlc.h777 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/
H A Dmhal_sc.c4129 SC_W2BYTEMSK(psXCInstPri->u32DeviceID, REG_SC_BK02_48_L, (bEnable?BIT(15):0), BIT(15)); in Hal_SC_IP2_PreFilter_Enable()
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/ace/include/
H A Dhwreg_ace.h775 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/M7821/dlc/include/
H A Dhwreg_dlc.h777 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/ace/include/
H A Dhwreg_ace.h775 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/dlc/hal/messi/dlc/include/
H A Dhwreg_dlc.h777 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/messi/wble/include/
H A Dhwreg_wble.h775 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/M7821/wble/include/
H A Dhwreg_wble.h775 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/ace/include/
H A Dhwreg_ace.h775 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro
/utopia/UTPA2-700.0.x/modules/wble/hal/maxim/wble/include/
H A Dhwreg_wble.h775 #define REG_SC_BK02_48_L _PK_L_(0x02, 0x48) macro

123