Home
last modified time | relevance | path

Searched refs:REG_PM_SLEEP_00_L (Results 1 – 25 of 28) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/include/
H A Dhwreg_pm_sleep.h101 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dhwreg_pm_sleep.h102 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dhwreg_pm_sleep.h102 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/include/
H A Dhwreg_pm_sleep.h101 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/
H A Dmhal_hdmi.c606 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(1)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
615 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(2)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
624 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(3)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
633 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(4)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/
H A Dmhal_hdmi.c678 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(1)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
687 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(2)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
696 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(3)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
705 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(4)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/
H A Dmhal_hdmi.c609 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(1)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
618 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(2)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
627 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(3)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
636 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(4)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/
H A Dmhal_hdmi.c609 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(1)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
618 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(2)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
627 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(3)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
636 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(4)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/
H A Dmhal_hdmi.c744 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(1)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
753 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(2)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
762 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(3)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
771 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(4)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/
H A Dmhal_hdmi.c609 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(1)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
618 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(2)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
627 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(3)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
636 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(4)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/
H A Dmhal_hdmi.c744 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(1)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
753 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(2)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
762 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(3)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
771 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(4)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_pm_sleep.h101 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A Dhwreg_pm_sleep.h101 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/curry/xc/include/
H A Dhwreg_pm_sleep.h102 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mooney/xc/include/
H A Dhwreg_pm_sleep.h101 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_pm_sleep.h101 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6lite/xc/include/
H A Dhwreg_pm_sleep.h102 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/include/
H A Dhwreg_pm_sleep.h102 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A Dhwreg_pm_sleep.h101 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/kano/xc/include/
H A Dhwreg_pm_sleep.h102 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dhwreg_pm_sleep.h101 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_pm_sleep.h101 #define REG_PM_SLEEP_00_L (REG_PM_SLEEP_BASE + 0x00) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/messi/xc/
H A Dmhal_hdmi.c353 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(1)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
/utopia/UTPA2-700.0.x/modules/xc/hal/mainz/xc/
H A Dmhal_hdmi.c433 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(1)); // Clock status mask in _Hal_tmds_ClockStatusInitial()
/utopia/UTPA2-700.0.x/modules/xc/hal/k6/xc/
H A Dmhal_hdmi.c617 W2BYTEMSK(REG_PM_SLEEP_00_L, 0, BIT(1));// Clock status mask in _Hal_tmds_ClockStatusInitial()

12