Home
last modified time | relevance | path

Searched refs:REG_ISP_SPI_RDATA (Results 1 – 25 of 30) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/flash/hal/kano/flash/serial/
H A DhalSERFLASH.c159 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1378 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1420 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3173 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3288 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3381 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3437 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3501 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3644 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3648 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
/utopia/UTPA2-700.0.x/modules/flash/hal/maldives/flash/serial/
H A DhalSERFLASH.c146 #define SPI_READ_DATA() READ_BYTE(_hal_isp.u32IspBaseAddr + ((REG_ISP_SPI_RDATA…
1658 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1697 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3503 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3618 u8ptr[u8I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3711 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3844 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3910 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
4057 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
4061 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
H A DregSERFLASH.h183 #define REG_ISP_SPI_RDATA 0x05 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/k6/flash/serial/
H A DhalSERFLASH.c159 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1378 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1420 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3173 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3288 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3381 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3437 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3501 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3644 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3648 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
/utopia/UTPA2-700.0.x/modules/flash/hal/curry/flash/serial/
H A DhalSERFLASH.c161 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1387 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1432 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3187 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3302 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3395 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3451 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3515 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3658 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3662 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
/utopia/UTPA2-700.0.x/modules/flash/hal/k6lite/flash/serial/
H A DhalSERFLASH.c159 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1401 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1443 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3194 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3309 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3401 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3457 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3521 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3664 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3668 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
/utopia/UTPA2-700.0.x/modules/flash/hal/mustang/flash/serial/
H A DhalSERFLASH.c154 #define SPI_READ_DATA() READ_BYTE(_hal_isp.u32IspBaseAddr + ((REG_ISP_SPI_RDATA…
1679 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1718 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3544 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3659 u8ptr[u8I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3752 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3885 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3951 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
4098 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
4102 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
/utopia/UTPA2-700.0.x/modules/flash/hal/mooney/flash/serial/
H A DhalSERFLASH.c156 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1523 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1563 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3304 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3419 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3512 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3645 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3711 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3858 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3862 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
H A DregSERFLASH.h176 #define REG_ISP_SPI_RDATA 0x05 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/M7621/flash/serial/
H A DhalSERFLASH.c156 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1560 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1600 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3341 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3456 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3549 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3682 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3748 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3895 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3899 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
H A DregSERFLASH.h176 #define REG_ISP_SPI_RDATA 0x05 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/mainz/flash/serial/
H A DhalSERFLASH.c159 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1531 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1571 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3314 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3429 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3522 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3655 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3721 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3868 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3872 … ULOGD(TAG_SERFLASH,"MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
H A DregSERFLASH.h177 #define REG_ISP_SPI_RDATA 0x05 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/maserati/flash/serial/
H A DhalSERFLASH.c156 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1560 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1600 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3341 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3456 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3549 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3682 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3748 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3895 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3899 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
H A DregSERFLASH.h176 #define REG_ISP_SPI_RDATA 0x05 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/M7821/flash/serial/
H A DhalSERFLASH.c156 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1560 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1600 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3341 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3456 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3549 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3682 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3748 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3895 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3899 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
H A DregSERFLASH.h176 #define REG_ISP_SPI_RDATA 0x05 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/messi/flash/serial/
H A DhalSERFLASH.c159 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1531 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1571 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3314 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3429 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3522 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3655 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3721 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3868 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3872 … ULOGD(TAG_SERFLASH,"MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
H A DregSERFLASH.h177 #define REG_ISP_SPI_RDATA 0x05 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/maxim/flash/serial/
H A DhalSERFLASH.c156 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1560 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1600 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3341 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3456 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3549 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3682 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3748 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3895 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3899 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
H A DregSERFLASH.h176 #define REG_ISP_SPI_RDATA 0x05 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/macan/flash/serial/
H A DhalSERFLASH.c156 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1523 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1563 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3304 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3419 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3512 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3645 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3711 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3858 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3862 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
H A DregSERFLASH.h176 #define REG_ISP_SPI_RDATA 0x05 macro
/utopia/UTPA2-700.0.x/modules/flash/hal/manhattan/flash/serial/
H A DhalSERFLASH.c156 … SPI_READ_DATA() READ_BYTE(_hal_isp.VirtIspBaseAddr + ((REG_ISP_SPI_RDATA)<<2))
1561 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_WaitWriteDone()
1601 if ( (ISP_READ(REG_ISP_SPI_RDATA) & SF_SR_WIP_MASK) == 0 ) // WIP = 0 write done in _HAL_SERFLASH_CheckWriteDone()
3342 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadID()
3457 u8ptr[u32I] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadUID()
3550 u8ptr[u32Index] = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadREMS4()
3683 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg()
3749 *pu8StatusReg = ISP_READ(REG_ISP_SPI_RDATA); in HAL_SERFLASH_ReadStatusReg2()
3896 if((ISP_READ(REG_ISP_SPI_RDATA) & BIT(7)) == BIT(7)) in HAL_SPI_EnterIBPM()
3900 printf("MXIC Security Register 0x%02X\n", ISP_READ(REG_ISP_SPI_RDATA))); in HAL_SPI_EnterIBPM()
[all …]
H A DregSERFLASH.h176 #define REG_ISP_SPI_RDATA 0x05 macro

12