Home
last modified time | relevance | path

Searched refs:REG_HDCP22_P3_BASE (Results 1 – 4 of 4) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/maldives/xc/include/
H A Dhwreg_hdcp.h312 #define REG_HDCP22_P3_00_L (REG_HDCP22_P3_BASE + 0x00)
313 #define REG_HDCP22_P3_00_H (REG_HDCP22_P3_BASE + 0x01)
314 #define REG_HDCP22_P3_01_L (REG_HDCP22_P3_BASE + 0x02)
315 #define REG_HDCP22_P3_01_H (REG_HDCP22_P3_BASE + 0x03)
316 #define REG_HDCP22_P3_02_L (REG_HDCP22_P3_BASE + 0x04)
317 #define REG_HDCP22_P3_02_H (REG_HDCP22_P3_BASE + 0x05)
318 #define REG_HDCP22_P3_03_L (REG_HDCP22_P3_BASE + 0x06)
319 #define REG_HDCP22_P3_03_H (REG_HDCP22_P3_BASE + 0x07)
320 #define REG_HDCP22_P3_04_L (REG_HDCP22_P3_BASE + 0x08)
321 #define REG_HDCP22_P3_04_H (REG_HDCP22_P3_BASE + 0x09)
[all …]
H A Dmhal_xc_chip_config.h439 #define REG_HDCP22_P3_BASE 0x162D00 macro
/utopia/UTPA2-700.0.x/modules/xc/hal/mustang/xc/include/
H A Dhwreg_hdcp.h312 #define REG_HDCP22_P3_00_L (REG_HDCP22_P3_BASE + 0x00)
313 #define REG_HDCP22_P3_00_H (REG_HDCP22_P3_BASE + 0x01)
314 #define REG_HDCP22_P3_01_L (REG_HDCP22_P3_BASE + 0x02)
315 #define REG_HDCP22_P3_01_H (REG_HDCP22_P3_BASE + 0x03)
316 #define REG_HDCP22_P3_02_L (REG_HDCP22_P3_BASE + 0x04)
317 #define REG_HDCP22_P3_02_H (REG_HDCP22_P3_BASE + 0x05)
318 #define REG_HDCP22_P3_03_L (REG_HDCP22_P3_BASE + 0x06)
319 #define REG_HDCP22_P3_03_H (REG_HDCP22_P3_BASE + 0x07)
320 #define REG_HDCP22_P3_04_L (REG_HDCP22_P3_BASE + 0x08)
321 #define REG_HDCP22_P3_04_H (REG_HDCP22_P3_BASE + 0x09)
[all …]
H A Dmhal_xc_chip_config.h439 #define REG_HDCP22_P3_BASE 0x162D00 macro