Home
last modified time | relevance | path

Searched refs:REG_FSC_BK23_7B (Results 1 – 8 of 8) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A DManhattan_2D_4K2K.c87 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x01, 0x0f); // gb_out_size_F1 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
88 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x10, 0x10); // gb_out_en_F1 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
555 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x01, 0x0f); // gb_out_size_F1 in MFC_3D_2D_4K2K_2D_FHD_YUV()
556 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x10, 0x10); // gb_out_en_F1 in MFC_3D_2D_4K2K_2D_FHD_YUV()
1023 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x00, 0x0f); // gb_out_size_F1 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1024 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x10, 0x10); // gb_out_en_F1 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1491 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x00, 0x0f); // gb_out_size_F1 in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1492 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x10, 0x10); // gb_out_en_F1 in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A Dhwreg_frc_map.h11164 #define REG_FSC_BK23_7B (REG_FSC_BANK_BASE+0x237B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A DManhattan_2D_4K2K.c87 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x01, 0x0f); // gb_out_size_F1 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
88 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x10, 0x10); // gb_out_en_F1 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
555 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x01, 0x0f); // gb_out_size_F1 in MFC_3D_2D_4K2K_2D_FHD_YUV()
556 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x10, 0x10); // gb_out_en_F1 in MFC_3D_2D_4K2K_2D_FHD_YUV()
1023 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x00, 0x0f); // gb_out_size_F1 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1024 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x10, 0x10); // gb_out_en_F1 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1491 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x00, 0x0f); // gb_out_size_F1 in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1492 MDrv_WriteByteMask( REG_FSC_BK23_7B, 0x10, 0x10); // gb_out_en_F1 in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A Dhwreg_frc_map.h11165 #define REG_FSC_BK23_7B (REG_FSC_BANK_BASE+0x237B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A Dhwreg_frc_map.h12257 #define REG_FSC_BK23_7B (REG_FSC_BANK_BASE+0x237B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A Dhwreg_frc_map.h12257 #define REG_FSC_BK23_7B (REG_FSC_BANK_BASE+0x237B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_frc_map.h12773 #define REG_FSC_BK23_7B (REG_FSC_BANK_BASE+0x237B) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_frc_map.h12772 #define REG_FSC_BK23_7B (REG_FSC_BANK_BASE+0x237B) macro