Home
last modified time | relevance | path

Searched refs:REG_FRC_BK22C_93 (Results 1 – 25 of 50) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A DMaserati_2D_4K2K.c363 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
784 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_FHD_YUV()
1205 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1626 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_4K2K_YUV()
2047 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
2468 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_2205_YUV()
H A DMaserati_2D_FHD.c363 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
784 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_480.c361 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_480_2D_480_RGB_BYPASS()
811 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c361 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_576_2D_576_RGB_BYPASS()
811 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_576_2D_576_YUV()
H A DMaserati_2D_720.c361 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_720_2D_720_RGB_BYPASS()
811 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_720_2D_720_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A DMaserati_2D_4K2K.c363 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
784 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_FHD_YUV()
1205 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1626 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_4K2K_YUV()
2047 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
2468 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_2205_YUV()
H A DMaserati_2D_FHD.c363 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
784 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_720.c361 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_720_2D_720_RGB_BYPASS()
811 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_720_2D_720_YUV()
H A DMaserati_2D_480.c361 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_480_2D_480_RGB_BYPASS()
811 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c361 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_576_2D_576_RGB_BYPASS()
811 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_576_2D_576_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A DMaxim_2D_4K2K.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
648 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_FHD_YUV()
992 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1336 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A DMaxim_2D_FHD.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
648 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaxim_ACT_4K0_5K.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x00, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_4K0_5K_ACT_3D_4K0_5K_ACT_NO_FRC()
H A DMaxim_FRC_ACT_4K0_5K_LLRR_240.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x00, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_LLRR_240.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x00, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
H A DMaxim_ACT_4K1K.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x00, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_4K1K_ACT_3D_4K1K_ACT_NO_FRC()
H A DMaxim_FRC_ACT_4K2K_120.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x00, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_FRC_ACT_4K2K_120_3D_FHD_TB()
H A DMaxim_FRC_PAS_4K2K_60.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x00, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_FRC_PAS_4K2K_60_3D_FHD_TB()
H A DMaxim_FRC_PAS_4K2K_120.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x00, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A DMaxim_2D_4K2K.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
648 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_FHD_YUV()
992 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1336 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A DMaxim_2D_FHD.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
648 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x80, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaxim_FRC_ACT_4K0_5K_LLRR_240.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x00, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_PAS_4K2K_120.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x00, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_LLRR_240.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x00, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_120.c304 MDrv_WriteByteMask( REG_FRC_BK22C_93 , 0x00, 0x80); // reg_halo_buf_frame_end_en in MFC_3D_FRC_ACT_4K1K_120_3D_FHD_TB()

12