Home
last modified time | relevance | path

Searched refs:REG_FRC_BK22C_80 (Results 1 – 25 of 50) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A DMaserati_2D_4K2K.c346 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
359 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
767 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_FHD_YUV()
780 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_FHD_YUV()
1188 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1201 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1609 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1622 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_4K2K_YUV()
2030 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
2043 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
[all …]
H A DMaserati_2D_FHD.c346 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
359 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
767 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_FHD_2D_FHD_YUV()
780 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_480.c346 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_480_2D_480_RGB_BYPASS()
359 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_480_2D_480_RGB_BYPASS()
796 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_480_2D_480_YUV()
809 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c346 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_576_2D_576_RGB_BYPASS()
359 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_576_2D_576_RGB_BYPASS()
796 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_576_2D_576_YUV()
809 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_576_2D_576_YUV()
H A DMaserati_2D_720.c346 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_720_2D_720_RGB_BYPASS()
359 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_720_2D_720_RGB_BYPASS()
796 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_720_2D_720_YUV()
809 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_720_2D_720_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A DMaserati_2D_4K2K.c346 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
359 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
767 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_FHD_YUV()
780 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_FHD_YUV()
1188 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1201 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1609 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1622 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_4K2K_YUV()
2030 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
2043 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
[all …]
H A DMaserati_2D_FHD.c346 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
359 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
767 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_FHD_2D_FHD_YUV()
780 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_720.c346 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_720_2D_720_RGB_BYPASS()
359 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_720_2D_720_RGB_BYPASS()
796 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_720_2D_720_YUV()
809 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_720_2D_720_YUV()
H A DMaserati_2D_480.c346 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_480_2D_480_RGB_BYPASS()
359 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_480_2D_480_RGB_BYPASS()
796 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_480_2D_480_YUV()
809 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c346 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_576_2D_576_RGB_BYPASS()
359 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_576_2D_576_RGB_BYPASS()
796 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_576_2D_576_YUV()
809 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_576_2D_576_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A DMaxim_2D_4K2K.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
633 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_FHD_YUV()
646 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_FHD_YUV()
977 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
990 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1321 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1334 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A DMaxim_2D_FHD.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
633 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_FHD_2D_FHD_YUV()
646 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaxim_ACT_4K0_5K.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_4K0_5K_ACT_3D_4K0_5K_ACT_NO_FRC()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_4K0_5K_ACT_3D_4K0_5K_ACT_NO_FRC()
H A DMaxim_FRC_ACT_4K0_5K_LLRR_240.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_LLRR_240.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
H A DMaxim_ACT_4K1K.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_4K1K_ACT_3D_4K1K_ACT_NO_FRC()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_4K1K_ACT_3D_4K1K_ACT_NO_FRC()
H A DMaxim_FRC_ACT_4K2K_120.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_FRC_ACT_4K2K_120_3D_FHD_TB()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_FRC_ACT_4K2K_120_3D_FHD_TB()
H A DMaxim_FRC_PAS_4K2K_60.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_FRC_PAS_4K2K_60_3D_FHD_TB()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_FRC_PAS_4K2K_60_3D_FHD_TB()
H A DMaxim_FRC_PAS_4K2K_120.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A DMaxim_2D_4K2K.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
633 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_FHD_YUV()
646 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_FHD_YUV()
977 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
990 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1321 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1334 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A DMaxim_2D_FHD.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x00, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
633 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_2D_FHD_2D_FHD_YUV()
646 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaxim_FRC_ACT_4K0_5K_LLRR_240.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_PAS_4K2K_120.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_LLRR_240.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_120.c289 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x08, 0x08); // in MFC_3D_FRC_ACT_4K1K_120_3D_FHD_TB()
302 MDrv_WriteByteMask( REG_FRC_BK22C_80 , 0x01, 0x01); // reg_pipectrl_bypass in MFC_3D_FRC_ACT_4K1K_120_3D_FHD_TB()

12