Home
last modified time | relevance | path

Searched refs:REG_FRC_BK226_F4 (Results 1 – 25 of 50) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A DMaserati_2D_4K2K.c301 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
722 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_FHD_YUV()
1143 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1564 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1985 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
2406 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_2205_YUV()
H A DMaserati_2D_FHD.c301 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
722 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_480.c301 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_480_2D_480_RGB_BYPASS()
751 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c301 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_576_2D_576_RGB_BYPASS()
751 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_576_2D_576_YUV()
H A DMaserati_2D_720.c301 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_720_2D_720_RGB_BYPASS()
751 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_720_2D_720_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A DMaserati_2D_4K2K.c301 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
722 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_FHD_YUV()
1143 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1564 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1985 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
2406 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_2205_YUV()
H A DMaserati_2D_FHD.c301 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
722 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_720.c301 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_720_2D_720_RGB_BYPASS()
751 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_720_2D_720_YUV()
H A DMaserati_2D_480.c301 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_480_2D_480_RGB_BYPASS()
751 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c301 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_576_2D_576_RGB_BYPASS()
751 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_576_2D_576_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A DMaxim_2D_4K2K.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
588 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_FHD_YUV()
932 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1276 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A DMaxim_2D_FHD.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
588 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaxim_ACT_4K0_5K.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_4K0_5K_ACT_3D_4K0_5K_ACT_NO_FRC()
H A DMaxim_FRC_ACT_4K0_5K_LLRR_240.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_LLRR_240.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
H A DMaxim_ACT_4K1K.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_4K1K_ACT_3D_4K1K_ACT_NO_FRC()
H A DMaxim_FRC_ACT_4K2K_120.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_FRC_ACT_4K2K_120_3D_FHD_TB()
H A DMaxim_FRC_PAS_4K2K_60.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x40, 0xff); // reg_sadmvRangeL in MFC_3D_FRC_PAS_4K2K_60_3D_FHD_TB()
H A DMaxim_FRC_PAS_4K2K_120.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x40, 0xff); // reg_sadmvRangeL in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A DMaxim_2D_4K2K.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
588 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_FHD_YUV()
932 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1276 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A DMaxim_2D_FHD.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
588 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaxim_FRC_ACT_4K0_5K_LLRR_240.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_PAS_4K2K_120.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x40, 0xff); // reg_sadmvRangeL in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_LLRR_240.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_120.c244 MDrv_WriteByteMask( REG_FRC_BK226_F4 , 0x01, 0xff); // reg_sadmvRangeL in MFC_3D_FRC_ACT_4K1K_120_3D_FHD_TB()

12