Home
last modified time | relevance | path

Searched refs:REG_FRC_BK13E_75 (Results 1 – 14 of 14) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A DManhattan_2D_4K2K.c432 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
900 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_4K2K_2D_FHD_YUV()
1368 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1836 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A Dhwreg_frc_map.h9346 #define REG_FRC_BK13E_75 (REG_FRC_BANK_BASE+0x13E75) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A DManhattan_2D_4K2K.c432 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
900 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_4K2K_2D_FHD_YUV()
1368 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1836 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A Dhwreg_frc_map.h9346 #define REG_FRC_BK13E_75 (REG_FRC_BANK_BASE+0x13E75) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A DMaserati_2D_720.c418 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_720_2D_720_RGB_BYPASS()
868 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_720_2D_720_YUV()
H A DMaserati_2D_480.c418 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_480_2D_480_RGB_BYPASS()
868 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c418 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_576_2D_576_RGB_BYPASS()
868 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_576_2D_576_YUV()
H A Dhwreg_frc_map.h9664 #define REG_FRC_BK13E_75 (REG_FRC_BANK_BASE+0x13E75) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A DMaserati_2D_480.c418 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_480_2D_480_RGB_BYPASS()
868 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c418 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_576_2D_576_RGB_BYPASS()
868 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_576_2D_576_YUV()
H A DMaserati_2D_720.c418 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_720_2D_720_RGB_BYPASS()
868 MDrv_WriteByteMask( REG_FRC_BK13E_75 , 0x40, 0xff); // reg_hsu_coef05 in MFC_3D_2D_720_2D_720_YUV()
H A Dhwreg_frc_map.h9664 #define REG_FRC_BK13E_75 (REG_FRC_BANK_BASE+0x13E75) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A Dhwreg_frc_map.h9664 #define REG_FRC_BK13E_75 (REG_FRC_BANK_BASE+0x13E75) macro
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A Dhwreg_frc_map.h9664 #define REG_FRC_BK13E_75 (REG_FRC_BANK_BASE+0x13E75) macro