Home
last modified time | relevance | path

Searched refs:REG_FRC_BK13C_67 (Results 1 – 25 of 54) sorted by relevance

123

/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A DMaserati_2D_4K2K.c274 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
695 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_YUV()
1116 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1537 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1958 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
2379 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_2205_YUV()
H A DMaserati_2D_FHD.c274 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
695 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_480.c274 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_480_2D_480_RGB_BYPASS()
724 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c274 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_576_2D_576_RGB_BYPASS()
724 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_576_2D_576_YUV()
H A DMaserati_2D_720.c274 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_720_2D_720_RGB_BYPASS()
724 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_720_2D_720_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A DMaserati_2D_4K2K.c274 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
695 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_YUV()
1116 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1537 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1958 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
2379 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_2205_YUV()
H A DMaserati_2D_FHD.c274 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
695 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_720.c274 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_720_2D_720_RGB_BYPASS()
724 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_720_2D_720_YUV()
H A DMaserati_2D_480.c274 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_480_2D_480_RGB_BYPASS()
724 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c274 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_576_2D_576_RGB_BYPASS()
724 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_576_2D_576_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A DMaxim_2D_4K2K.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
561 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_YUV()
905 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1249 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A DMaxim_2D_FHD.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
561 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaxim_ACT_4K0_5K.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_4K0_5K_ACT_3D_4K0_5K_ACT_NO_FRC()
H A DMaxim_FRC_ACT_4K0_5K_LLRR_240.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_LLRR_240.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
H A DMaxim_ACT_4K1K.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_4K1K_ACT_3D_4K1K_ACT_NO_FRC()
H A DMaxim_FRC_ACT_4K2K_120.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_FRC_ACT_4K2K_120_3D_FHD_TB()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A DMaxim_2D_4K2K.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
561 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_YUV()
905 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1249 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A DMaxim_2D_FHD.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
561 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaxim_FRC_ACT_4K0_5K_LLRR_240.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_PAS_4K2K_120.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x04, 0x04); // reg_opm_passive_en_f2 in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_LLRR_240.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_120.c217 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_FRC_ACT_4K1K_120_3D_FHD_TB()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A DManhattan_2D_4K2K.c285 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
753 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_YUV()
1221 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1689 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A DManhattan_2D_4K2K.c285 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
753 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_FHD_YUV()
1221 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1689 MDrv_WriteByteMask( REG_FRC_BK13C_67 , 0x00, 0x04); // reg_opm_passive_en_f2 in MFC_3D_2D_4K2K_2D_4K2K_YUV()

123