Home
last modified time | relevance | path

Searched refs:REG_FRC_BK134_CE (Results 1 – 25 of 58) sorted by relevance

123

/utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/
H A DMaserati_2D_4K2K.c290 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
711 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_YUV()
1132 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1553 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1974 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
2395 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_2205_YUV()
H A DMaserati_2D_FHD.c290 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
711 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_480.c290 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_480_2D_480_RGB_BYPASS()
740 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c290 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_576_2D_576_RGB_BYPASS()
740 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_576_2D_576_YUV()
H A DMaserati_2D_720.c290 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_720_2D_720_RGB_BYPASS()
740 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_720_2D_720_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/
H A DMaserati_2D_4K2K.c290 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
711 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_YUV()
1132 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1553 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_YUV()
1974 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS()
2395 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_2205_YUV()
H A DMaserati_2D_FHD.c290 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
711 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaserati_2D_720.c290 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_720_2D_720_RGB_BYPASS()
740 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_720_2D_720_YUV()
H A DMaserati_2D_480.c290 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_480_2D_480_RGB_BYPASS()
740 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_480_2D_480_YUV()
H A DMaserati_2D_576.c290 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_576_2D_576_RGB_BYPASS()
740 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_576_2D_576_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/
H A DMaxim_2D_4K2K.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
577 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_YUV()
921 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1265 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A DMaxim_2D_FHD.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
577 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaxim_ACT_4K0_5K.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_4K0_5K_ACT_3D_4K0_5K_ACT_NO_FRC()
H A DMaxim_FRC_ACT_4K0_5K_LLRR_240.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_LLRR_240.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
H A DMaxim_ACT_4K1K.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_4K1K_ACT_3D_4K1K_ACT_NO_FRC()
H A DMaxim_FRC_ACT_4K2K_120.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_FRC_ACT_4K2K_120_3D_FHD_TB()
/utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/
H A DMaxim_2D_4K2K.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
577 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_YUV()
921 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1265 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_YUV()
H A DMaxim_2D_FHD.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS()
577 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_FHD_2D_FHD_YUV()
H A DMaxim_FRC_ACT_4K0_5K_LLRR_240.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_PAS_4K2K_120.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_LLRR_240.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
H A DMaxim_FRC_ACT_4K1K_120.c233 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_FRC_ACT_4K1K_120_3D_FHD_TB()
/utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/
H A DManhattan_2D_4K2K.c301 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
769 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_YUV()
1237 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1705 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_YUV()
/utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/
H A DManhattan_2D_4K2K.c301 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS()
769 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_FHD_YUV()
1237 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x00, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS()
1705 MDrv_WriteByteMask( REG_FRC_BK134_CE , 0x05, 0x0f); // reg_opm_memc_md in MFC_3D_2D_4K2K_2D_4K2K_YUV()

123