| /utopia/UTPA2-700.0.x/modules/xc/hal/maserati/xc/include/ |
| H A D | Maserati_2D_4K2K.c | 225 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS() 646 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_YUV() 1067 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS() 1488 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_YUV() 1909 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS() 2330 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_2205_YUV()
|
| H A D | Maserati_2D_FHD.c | 225 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS() 646 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_FHD_2D_FHD_YUV()
|
| H A D | Maserati_2D_480.c | 225 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_480_2D_480_RGB_BYPASS() 675 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_480_2D_480_YUV()
|
| H A D | Maserati_2D_576.c | 225 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_576_2D_576_RGB_BYPASS() 675 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_576_2D_576_YUV()
|
| H A D | Maserati_2D_720.c | 225 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_720_2D_720_RGB_BYPASS() 675 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_720_2D_720_YUV()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7821/xc/include/ |
| H A D | Maserati_2D_4K2K.c | 225 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS() 646 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_YUV() 1067 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS() 1488 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_YUV() 1909 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_2205_RGB_BYPASS() 2330 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_2205_YUV()
|
| H A D | Maserati_2D_FHD.c | 225 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS() 646 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_FHD_2D_FHD_YUV()
|
| H A D | Maserati_2D_720.c | 225 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_720_2D_720_RGB_BYPASS() 675 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_720_2D_720_YUV()
|
| H A D | Maserati_2D_480.c | 225 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_480_2D_480_RGB_BYPASS() 675 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_480_2D_480_YUV()
|
| H A D | Maserati_2D_576.c | 225 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_576_2D_576_RGB_BYPASS() 675 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_576_2D_576_YUV()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/maxim/xc/include/ |
| H A D | Maxim_2D_4K2K.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS() 512 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_YUV() 856 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS() 1200 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_YUV()
|
| H A D | Maxim_2D_FHD.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS() 512 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_FHD_2D_FHD_YUV()
|
| H A D | Maxim_ACT_4K0_5K.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_4K0_5K_ACT_3D_4K0_5K_ACT_NO_FRC()
|
| H A D | Maxim_FRC_ACT_4K0_5K_LLRR_240.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x01, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
|
| H A D | Maxim_FRC_ACT_4K1K_LLRR_240.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
|
| H A D | Maxim_ACT_4K1K.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_4K1K_ACT_3D_4K1K_ACT_NO_FRC()
|
| H A D | Maxim_FRC_ACT_4K2K_120.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_FRC_ACT_4K2K_120_3D_FHD_TB()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/M7621/xc/include/ |
| H A D | Maxim_2D_4K2K.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS() 512 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_YUV() 856 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS() 1200 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_YUV()
|
| H A D | Maxim_2D_FHD.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_FHD_2D_FHD_RGB_BYPASS() 512 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x02, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_FHD_2D_FHD_YUV()
|
| H A D | Maxim_FRC_ACT_4K0_5K_LLRR_240.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x01, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_FRC_ACT_4K0_5K_LLRR_240_3D_FHD_TB()
|
| H A D | Maxim_FRC_PAS_4K2K_120.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_FRC_PAS_4K2K_120_3D_FHD_TB()
|
| H A D | Maxim_FRC_ACT_4K1K_LLRR_240.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_FRC_ACT_4K1K_LLRR_240_3D_FHD_TB()
|
| H A D | Maxim_FRC_ACT_4K1K_120.c | 168 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_FRC_ACT_4K1K_120_3D_FHD_TB()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/macan/xc/include/ |
| H A D | Manhattan_2D_4K2K.c | 236 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS() 704 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_YUV() 1172 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS() 1640 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_YUV()
|
| /utopia/UTPA2-700.0.x/modules/xc/hal/manhattan/xc/include/ |
| H A D | Manhattan_2D_4K2K.c | 236 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_RGB_BYPASS() 704 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_FHD_YUV() 1172 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_RGB_BYPASS() 1640 MDrv_WriteByteMask( REG_FRC_BK134_C9 , 0x04, 0x1f); // reg_opm_meds_vlen_new in MFC_3D_2D_4K2K_2D_4K2K_YUV()
|