Home
last modified time | relevance | path

Searched refs:PQ_HSDRule_IP_NUM_Sub (Results 1 – 21 of 21) sorted by relevance

/utopia/UTPA2-700.0.x/modules/pq/hal/M7821/pq/include/
H A DMaserati_Sub_HSDRule.h2 #define PQ_HSDRule_IP_NUM_Sub 2 macro
34 extern code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub];
35 extern code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub];
H A DMaserati_Sub_HSDRule.c2 code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub]=
9 code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub]=
/utopia/UTPA2-700.0.x/modules/pq/hal/curry/pq/include/
H A DKano_Sub_HSDRule.h2 #define PQ_HSDRule_IP_NUM_Sub 2 macro
34 extern code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub];
35 extern code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub];
H A DCurry_Sub_HSDRule.h2 #define PQ_HSDRule_IP_NUM_Sub 2 macro
34 extern code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub];
35 extern code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub];
H A DCurry_Sub_HSDRule.c2 code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub]=
9 code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub]=
H A DKano_Sub_HSDRule.c2 code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub]=
9 code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub]=
/utopia/UTPA2-700.0.x/modules/pq/hal/M7621/pq/include/
H A DMaxim_Sub_HSDRule.h2 #define PQ_HSDRule_IP_NUM_Sub 2 macro
34 extern code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub];
35 extern code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub];
H A DMaxim_Sub_HSDRule.c2 code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub]=
9 code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub]=
/utopia/UTPA2-700.0.x/modules/pq/hal/k6lite/pq/include/
H A Dk6lite_Sub_HSDRule.h2 #define PQ_HSDRule_IP_NUM_Sub 2 macro
34 extern code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub];
35 extern code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub];
H A Dk6lite_Sub_HSDRule.c2 code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub]=
9 code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub]=
/utopia/UTPA2-700.0.x/modules/pq/hal/kano/pq/include/
H A DKano_Sub_HSDRule.h2 #define PQ_HSDRule_IP_NUM_Sub 2 macro
34 extern code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub];
35 extern code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub];
H A DKano_Sub_HSDRule.c2 code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub]=
9 code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub]=
/utopia/UTPA2-700.0.x/modules/pq/hal/manhattan/pq/include/
H A DManhattan_Sub_HSDRule.h2 #define PQ_HSDRule_IP_NUM_Sub 2 macro
34 extern code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub];
35 extern code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub];
H A DManhattan_Sub_HSDRule.c2 code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub]=
9 code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub]=
/utopia/UTPA2-700.0.x/modules/pq/hal/k6/pq/include/
H A Dk6_Sub_HSDRule.h2 #define PQ_HSDRule_IP_NUM_Sub 2 macro
34 extern code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub];
35 extern code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub];
H A Dk6_Sub_HSDRule.c2 code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub]=
9 code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub]=
/utopia/UTPA2-700.0.x/modules/pq/hal/maxim/pq/include/
H A DMaxim_Sub_HSDRule.h2 #define PQ_HSDRule_IP_NUM_Sub 2 macro
34 extern code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub];
35 extern code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub];
H A DMaxim_Sub_HSDRule.c2 code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub]=
9 code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub]=
/utopia/UTPA2-700.0.x/modules/pq/hal/maserati/pq/include/
H A DMaserati_Sub_HSDRule.h2 #define PQ_HSDRule_IP_NUM_Sub 2 macro
34 extern code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub];
35 extern code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub];
H A DMaserati_Sub_HSDRule.c2 code U8 MST_HSDRule_IP_Index_Sub[PQ_HSDRule_IP_NUM_Sub]=
9 code U8 MST_HSDRule_Array_Sub[PQ_HSDRule_NUM_Sub][PQ_HSDRule_IP_NUM_Sub]=
/utopia/UTPA2-700.0.x/modules/pq/drv/pq/
H A DdrvPQ_cus.c3502 PQTableInfo.u8PQ_XRule_IP_Num[E_XRULE_HSD] = PQ_HSDRule_IP_NUM_Sub; in _MDrv_PQ_Set_DisplayType_Sub()