Home
last modified time | relevance | path

Searched refs:PQ_GRULE_HDR_IP_NUM_UFSC (Results 1 – 5 of 5) sorted by relevance

/utopia/UTPA2-700.0.x/modules/pq/hal/M7821/pq/include/
H A DMaserati_UFSC_GRule.h177 #define PQ_GRULE_HDR_IP_NUM_UFSC 5 macro
203 extern code U8 MST_GRule_HDR_IP_Index_UFSC[PQ_GRULE_HDR_IP_NUM_UFSC];
204 …code U8 MST_GRule_HDR_UFSC[QM_INPUTTYPE_NUM_UFSC][PQ_GRULE_HDR_NUM_UFSC][PQ_GRULE_HDR_IP_NUM_UFSC];
H A DMaserati_UFSC_GRule.c46 code U8 MST_GRule_HDR_IP_Index_UFSC[PQ_GRULE_HDR_IP_NUM_UFSC]=
1718 code U8 MST_GRule_HDR_UFSC[QM_INPUTTYPE_NUM_UFSC][PQ_GRULE_HDR_NUM_UFSC][PQ_GRULE_HDR_IP_NUM_UFSC]=
/utopia/UTPA2-700.0.x/modules/pq/hal/maserati/pq/include/
H A DMaserati_UFSC_GRule.h177 #define PQ_GRULE_HDR_IP_NUM_UFSC 5 macro
203 extern code U8 MST_GRule_HDR_IP_Index_UFSC[PQ_GRULE_HDR_IP_NUM_UFSC];
204 …code U8 MST_GRule_HDR_UFSC[QM_INPUTTYPE_NUM_UFSC][PQ_GRULE_HDR_NUM_UFSC][PQ_GRULE_HDR_IP_NUM_UFSC];
H A DMaserati_UFSC_GRule.c46 code U8 MST_GRule_HDR_IP_Index_UFSC[PQ_GRULE_HDR_IP_NUM_UFSC]=
1718 code U8 MST_GRule_HDR_UFSC[QM_INPUTTYPE_NUM_UFSC][PQ_GRULE_HDR_NUM_UFSC][PQ_GRULE_HDR_IP_NUM_UFSC]=
/utopia/UTPA2-700.0.x/modules/pq/drv/pq/
H A DdrvPQ.c6666 for(i = 0; i < PQ_GRULE_HDR_IP_NUM_UFSC; i++) in _MDrv_PQ_LoadHDRModeTable()