Home
last modified time | relevance | path

Searched refs:MIU1_RQ4_MASK_H (Results 1 – 11 of 11) sorted by relevance

/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7621/mvd_v3/
H A DregMVD_EX.h149 #define MIU1_RQ4_MASK_H (MIU1_REG_BASE2 + 0x0003*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/mooney/mvd_v3/
H A DregMVD_EX.h149 #define MIU1_RQ4_MASK_H (MIU1_REG_BASE2 + 0x0003*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maxim/mvd_v3/
H A DregMVD_EX.h149 #define MIU1_RQ4_MASK_H (MIU1_REG_BASE2 + 0x0003*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/macan/mvd_v3/
H A DregMVD_EX.h151 #define MIU1_RQ4_MASK_H (MIU1_REG_BASE2 + 0x0003*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_lite/hal/kano/mvd_lite/
H A DregMVD_EX.h158 #define MIU1_RQ4_MASK_H (MIU1_REG_BASE2+((0x0003)<<1)+1) macro
H A DhalMVD_EX.c1070 HAL_MVD_RegWriteBit(MIU1_RQ4_MASK_H, bEnMask, BIT1); //RTO in HAL_MVD_SetReqMask()
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6lite/mvd_v3/
H A DregMVD_EX.h151 #define MIU1_RQ4_MASK_H (MIU1_REG_BASE2 + 0x0003*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/curry/mvd_v3/
H A DregMVD_EX.h151 #define MIU1_RQ4_MASK_H (MIU1_REG_BASE2 + 0x0003*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/k6/mvd_v3/
H A DregMVD_EX.h151 #define MIU1_RQ4_MASK_H (MIU1_REG_BASE2 + 0x0003*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/M7821/mvd_v3/
H A DregMVD_EX.h151 #define MIU1_RQ4_MASK_H (MIU1_REG_BASE2 + 0x0003*2 +1) macro
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/maserati/mvd_v3/
H A DregMVD_EX.h151 #define MIU1_RQ4_MASK_H (MIU1_REG_BASE2 + 0x0003*2 +1) macro