Home
last modified time | relevance | path

Searched refs:H_BK_DLC (Results 1 – 25 of 48) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/dlc/hal/k6/dlc/include/
H A DMsDlc_LIB_Group_DTV2.h135 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
139 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
181 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
183 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
185 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
187 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
190 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
192 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
196 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
198 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
/utopia/UTPA2-700.0.x/modules/dlc/hal/curry/dlc/include/
H A DMsDlc_LIB_Group_DTV2.h135 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
139 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
181 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
183 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
185 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
187 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
190 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
192 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
196 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
198 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
H A DMsDBC_LIB_Group_DTV2.h132 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
159 #define REG_ADDR_DBC_C_GAIN H_BK_DLC(0x14) //SC1A_29 (8bit)
/utopia/UTPA2-700.0.x/modules/dlc/hal/kano/dlc/include/
H A DMsDlc_LIB_Group_DTV2.h135 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
139 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
181 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
183 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
185 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
187 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
190 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
192 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
196 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
198 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
H A DMsDBC_LIB_Group_DTV2.h132 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
159 #define REG_ADDR_DBC_C_GAIN H_BK_DLC(0x14) //SC1A_29 (8bit)
/utopia/UTPA2-700.0.x/modules/dlc/hal/k6lite/dlc/include/
H A DMsDlc_LIB_Group_DTV2.h135 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
139 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
181 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
183 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
185 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
187 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
190 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
192 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
196 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
198 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
/utopia/UTPA2-700.0.x/modules/dlc/hal/maldives/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h133 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
139 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
179 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
181 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
183 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
185 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
188 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
190 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
194 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
196 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
/utopia/UTPA2-700.0.x/modules/dlc/hal/mustang/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h133 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
139 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
179 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
181 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
183 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
185 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
188 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
190 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
194 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
196 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
H A DMsDBC_LIB_Group_DTV2.h132 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
159 #define REG_ADDR_DBC_C_GAIN H_BK_DLC(0x14) //SC1A_29 (8bit)
/utopia/UTPA2-700.0.x/modules/dlc/hal/maxim/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h135 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
142 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
182 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
184 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
186 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
188 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
191 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
193 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
197 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
199 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
H A DMsDBC_LIB_Group_DTV2.h132 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
159 #define REG_ADDR_DBC_C_GAIN H_BK_DLC(0x14) //SC1A_29 (8bit)
/utopia/UTPA2-700.0.x/modules/dlc/hal/macan/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h135 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
142 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
182 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
184 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
186 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
188 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
191 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
193 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
197 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
199 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
/utopia/UTPA2-700.0.x/modules/dlc/hal/mainz/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h135 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
142 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
182 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
184 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
186 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
188 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
191 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
193 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
197 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
199 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
H A DMsDBC_LIB_Group_DTV2.h132 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
159 #define REG_ADDR_DBC_C_GAIN H_BK_DLC(0x14) //SC1A_29 (8bit)
/utopia/UTPA2-700.0.x/modules/dlc/hal/mooney/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h135 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
142 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
182 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
184 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
186 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
188 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
191 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
193 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
197 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
199 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
H A DMsDBC_LIB_Group_DTV2.h132 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
159 #define REG_ADDR_DBC_C_GAIN H_BK_DLC(0x14) //SC1A_29 (8bit)
/utopia/UTPA2-700.0.x/modules/dlc/hal/messi/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h135 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
142 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
182 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
184 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
186 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
188 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
191 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
193 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
197 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
199 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
/utopia/UTPA2-700.0.x/modules/dlc/hal/manhattan/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h135 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
142 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
182 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
184 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
186 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
188 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
191 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
193 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
197 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
199 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
H A DMsDBC_LIB_Group_DTV2.h132 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
159 #define REG_ADDR_DBC_C_GAIN H_BK_DLC(0x14) //SC1A_29 (8bit)
/utopia/UTPA2-700.0.x/modules/dlc/hal/M7621/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h135 #define H_BK_DLC(x) BK_REG_H((REG_BANK_DLC << 8),x) macro
142 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
182 #define REG_ADDR_HISTOGRAM_RANGE_M_HEN H_BK_DLC(0x1A)
184 #define REG_ADDR_HISTOGRAM_RANGE_M_VEN H_BK_DLC(0x01)
186 #define REG_ADDR_HISTOGRAM_RANGE_S_HEN H_BK_DLC(0x1B)
188 #define REG_ADDR_HISTOGRAM_RANGE_S_VEN H_BK_DLC(0x03)
191 #define REG_ADDR_HISTOGRAM_TOTAL_SUM_H H_BK_DLC(0x06)
193 #define REG_ADDR_HISTOGRAM_TOTAL_COUNT_H H_BK_DLC(0x07)
197 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
199 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
[all …]
H A DMsDBC_LIB_Group_DTV2.h132 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
159 #define REG_ADDR_DBC_C_GAIN H_BK_DLC(0x14) //SC1A_29 (8bit)
/utopia/UTPA2-700.0.x/modules/dlc/hal/M7821/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h138 #define H_BK_DLC(_x_) (REG_SCALER_FSC_BASE | (REG_SC_BK_DLC << 8) | ((_x_… macro
197 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
199 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
201 #define REG_ADDR_MAIN_MIN_VALUE H_BK_DLC(0x0B)
207 #define REG_ADDR_DLC_C_GAIN H_BK_DLC(0x14)
H A DMsDBC_LIB_Group_DTV2.h132 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
159 #define REG_ADDR_DBC_C_GAIN H_BK_DLC(0x14) //SC1A_29 (8bit)
/utopia/UTPA2-700.0.x/modules/dlc/hal/maserati/dlc/include/
H A DMsDlc_LIB_Group_DTV3.h138 #define H_BK_DLC(_x_) (REG_SCALER_FSC_BASE | (REG_SC_BK_DLC << 8) | ((_x_… macro
197 #define REG_ADDR_BLE_LOWER_BOND H_BK_DLC(0x09)
199 #define REG_ADDR_WLE_LOWER_BOND H_BK_DLC(0x0A)
201 #define REG_ADDR_MAIN_MIN_VALUE H_BK_DLC(0x0B)
207 #define REG_ADDR_DLC_C_GAIN H_BK_DLC(0x14)
H A DMsDBC_LIB_Group_DTV2.h132 #define H_BK_DLC(x) BK_REG_H(BK_SCALER_BASE,x) macro
159 #define REG_ADDR_DBC_C_GAIN H_BK_DLC(0x14) //SC1A_29 (8bit)

12