Home
last modified time | relevance | path

Searched refs:HVD_BBU2_DRAM_ST_ADDR (Results 1 – 11 of 11) sorted by relevance

/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mainz/hvd_ex/
H A DfwHVD_if.h257 #define HVD_BBU2_DRAM_ST_ADDR (HVD_BBU_DRAM_ST_ADDR + 0x2000) //0xEA000 // bbu table … macro
352 #define HVD_BBU2_DRAM_ST_ADDR HVD_BBU_DRAM_ST_ADDR + 0x2000 //0x7A000 // bbu table fr…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7821/hvd_ex/
H A DfwHVD_if.h257 #define HVD_BBU2_DRAM_ST_ADDR (HVD_BBU_DRAM_ST_ADDR + 0x2000) //0xEA000 // bbu table … macro
352 #define HVD_BBU2_DRAM_ST_ADDR HVD_BBU_DRAM_ST_ADDR + 0x2000 //0x7A000 // bbu table fr…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maldives/hvd_ex/
H A DfwHVD_if.h257 #define HVD_BBU2_DRAM_ST_ADDR (HVD_BBU_DRAM_ST_ADDR + 0x2000) //0xEA000 // bbu table … macro
352 #define HVD_BBU2_DRAM_ST_ADDR HVD_BBU_DRAM_ST_ADDR + 0x2000 //0x7A000 // bbu table fr…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maxim/hvd_ex/
H A DfwHVD_if.h257 #define HVD_BBU2_DRAM_ST_ADDR (HVD_BBU_DRAM_ST_ADDR + 0x2000) //0xEA000 // bbu table … macro
352 #define HVD_BBU2_DRAM_ST_ADDR HVD_BBU_DRAM_ST_ADDR + 0x2000 //0x7A000 // bbu table fr…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/messi/hvd_ex/
H A DfwHVD_if.h257 #define HVD_BBU2_DRAM_ST_ADDR (HVD_BBU_DRAM_ST_ADDR + 0x2000) //0xEA000 // bbu table … macro
352 #define HVD_BBU2_DRAM_ST_ADDR HVD_BBU_DRAM_ST_ADDR + 0x2000 //0x7A000 // bbu table fr…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/mustang/hvd_ex/
H A DfwHVD_if.h257 #define HVD_BBU2_DRAM_ST_ADDR (HVD_BBU_DRAM_ST_ADDR + 0x2000) //0xEA000 // bbu table … macro
352 #define HVD_BBU2_DRAM_ST_ADDR HVD_BBU_DRAM_ST_ADDR + 0x2000 //0x7A000 // bbu table fr…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/macan/hvd_ex/
H A DfwHVD_if.h257 #define HVD_BBU2_DRAM_ST_ADDR (HVD_BBU_DRAM_ST_ADDR + 0x2000) //0xEA000 // bbu table … macro
352 #define HVD_BBU2_DRAM_ST_ADDR HVD_BBU_DRAM_ST_ADDR + 0x2000 //0x7A000 // bbu table fr…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/manhattan/hvd_ex/
H A DfwHVD_if.h257 #define HVD_BBU2_DRAM_ST_ADDR (HVD_BBU_DRAM_ST_ADDR + 0x2000) //0xEA000 // bbu table … macro
352 #define HVD_BBU2_DRAM_ST_ADDR HVD_BBU_DRAM_ST_ADDR + 0x2000 //0x7A000 // bbu table fr…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/maserati/hvd_ex/
H A DfwHVD_if.h257 #define HVD_BBU2_DRAM_ST_ADDR (HVD_BBU_DRAM_ST_ADDR + 0x2000) //0xEA000 // bbu table … macro
352 #define HVD_BBU2_DRAM_ST_ADDR HVD_BBU_DRAM_ST_ADDR + 0x2000 //0x7A000 // bbu table fr…
/utopia/UTPA2-700.0.x/modules/vdec_v2/hal/M7621/hvd_ex/
H A DfwHVD_if.h257 #define HVD_BBU2_DRAM_ST_ADDR (HVD_BBU_DRAM_ST_ADDR + 0x2000) //0xEA000 // bbu table … macro
352 #define HVD_BBU2_DRAM_ST_ADDR HVD_BBU_DRAM_ST_ADDR + 0x2000 //0x7A000 // bbu table fr…
/utopia/UTPA2-700.0.x/modules/vdec_v3/hal/messi/hvd_v3/
H A DfwHVD_if.h306 #define HVD_BBU2_DRAM_ST_ADDR (HVD_BBU_DRAM_ST_ADDR + 0x2000) //0xEA000 // bbu table … macro
402 #define HVD_BBU2_DRAM_ST_ADDR HVD_BBU_DRAM_ST_ADDR + 0x2000 //0x7A000 // bbu table fr…