Home
last modified time | relevance | path

Searched refs:DELAY_QUARTER_HSYNC (Results 1 – 5 of 5) sorted by relevance

/utopia/UTPA2-700.0.x/modules/xc/drv/xc/
H A Dmdrv_sc_DIPscaling.c428 Hal_SC_DWIN_set_input_vsync_delay( pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MDrv_XC_DWIN_SetInputSource()
454 Hal_SC_DWIN_set_input_vsync_delay( pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MDrv_XC_DWIN_SetInputSource()
458 Hal_SC_DWIN_set_input_vsync_delay( pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MDrv_XC_DWIN_SetInputSource()
498 Hal_SC_DWIN_set_input_vsync_delay( pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MDrv_XC_DWIN_SetInputSource()
526 Hal_SC_DWIN_set_input_vsync_delay( pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MDrv_XC_DWIN_SetInputSource()
537 Hal_SC_DWIN_set_input_vsync_delay( pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MDrv_XC_DWIN_SetInputSource()
H A Dmvideo.c2989 MDrv_SC_ip_set_input_vsync_delay(pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MApi_XC_SetInputSource_U2()
3020 MDrv_SC_ip_set_input_vsync_delay(pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MApi_XC_SetInputSource_U2()
3028 MDrv_SC_ip_set_input_vsync_delay(pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MApi_XC_SetInputSource_U2()
3071 MDrv_SC_ip_set_input_vsync_delay(pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MApi_XC_SetInputSource_U2()
3101 MDrv_SC_ip_set_input_vsync_delay(pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MApi_XC_SetInputSource_U2()
H A Dmvideo.c.02983 MDrv_SC_ip_set_input_vsync_delay(pInstance, DELAY_QUARTER_HSYNC, eWindow );
3014 MDrv_SC_ip_set_input_vsync_delay(pInstance, DELAY_QUARTER_HSYNC, eWindow );
3022 MDrv_SC_ip_set_input_vsync_delay(pInstance, DELAY_QUARTER_HSYNC, eWindow );
3065 MDrv_SC_ip_set_input_vsync_delay(pInstance, DELAY_QUARTER_HSYNC, eWindow );
3095 MDrv_SC_ip_set_input_vsync_delay(pInstance, DELAY_QUARTER_HSYNC, eWindow );
H A Dmvideo_context.c729 MDrv_SC_ip_set_input_vsync_delay(pInstance, DELAY_QUARTER_HSYNC, eWindow ); in MDrv_XC_Switch_DE_HV_Mode_By_Timing()
/utopia/UTPA2-700.0.x/modules/xc/drv/xc/include/
H A Dmhal_ip.h123 #define DELAY_QUARTER_HSYNC 0 macro