Home
last modified time | relevance | path

Searched refs:CLK_STC_PVR2_INVERT (Results 1 – 5 of 5) sorted by relevance

/utopia/UTPA2-700.0.x/modules/dmx/hal/mustang/tsp/
H A DhalTSP.c4135 #define CLK_STC_PVR2_INVERT 0x0002UL macro
4182 u32RegClkMask = CLK_STC_PVR2_MASK|CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT; in HAL_TSP_SetPVRTimeStampClk()
4456 …EG32_L *)(_virtRegBase+CKG_TSP_STC_PVR2)) & ~(CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT|CLK_STC_PVR… in HAL_TSP_PowerCtrl()
4608 …EG32_L *)(_virtRegBase+CKG_TSP_STC_PVR2)) & ~(CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT|CLK_STC_PVR… in HAL_TSP_PowerCtrl()
4733 #undef CLK_STC_PVR2_INVERT
/utopia/UTPA2-700.0.x/modules/dmx/hal/maxim/tsp/
H A DhalTSP.c4386 #define CLK_STC_PVR2_INVERT 0x0002UL macro
4453 u32RegClkMask = CLK_STC_PVR2_MASK|CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT; in HAL_TSP_SetPVRTimeStampClk()
4727 …L *)(_virtRegBase+CKG_TSP_STC_PVR2_FIQ0)) & ~(CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT|CLK_STC_PVR… in HAL_TSP_PowerCtrl()
4907 …L *)(_virtRegBase+CKG_TSP_STC_PVR2_FIQ0)) & ~(CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT|CLK_STC_PVR… in HAL_TSP_PowerCtrl()
5056 #undef CLK_STC_PVR2_INVERT
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7621/tsp/
H A DhalTSP.c4369 #define CLK_STC_PVR2_INVERT 0x0002UL macro
4436 u32RegClkMask = CLK_STC_PVR2_MASK|CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT; in HAL_TSP_SetPVRTimeStampClk()
4710 …L *)(_virtRegBase+CKG_TSP_STC_PVR2_FIQ0)) & ~(CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT|CLK_STC_PVR… in HAL_TSP_PowerCtrl()
4890 …L *)(_virtRegBase+CKG_TSP_STC_PVR2_FIQ0)) & ~(CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT|CLK_STC_PVR… in HAL_TSP_PowerCtrl()
5039 #undef CLK_STC_PVR2_INVERT
/utopia/UTPA2-700.0.x/modules/dmx/hal/maserati/tsp/
H A DhalTSP.c4460 #define CLK_STC_PVR2_INVERT 0x0002UL macro
4525 u32RegClkMask = CLK_STC_PVR2_MASK|CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT; in HAL_TSP_SetPVRTimeStampClk()
4793 …L *)(_virtRegBase+CKG_TSP_STC_PVR2_FIQ0)) & ~(CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT|CLK_STC_PVR… in HAL_TSP_PowerCtrl()
4967 …L *)(_virtRegBase+CKG_TSP_STC_PVR2_FIQ0)) & ~(CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT|CLK_STC_PVR… in HAL_TSP_PowerCtrl()
5112 #undef CLK_STC_PVR2_INVERT
/utopia/UTPA2-700.0.x/modules/dmx/hal/M7821/tsp/
H A DhalTSP.c4421 #define CLK_STC_PVR2_INVERT 0x0002UL macro
4486 u32RegClkMask = CLK_STC_PVR2_MASK|CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT; in HAL_TSP_SetPVRTimeStampClk()
4754 …L *)(_virtRegBase+CKG_TSP_STC_PVR2_FIQ0)) & ~(CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT|CLK_STC_PVR… in HAL_TSP_PowerCtrl()
4928 …L *)(_virtRegBase+CKG_TSP_STC_PVR2_FIQ0)) & ~(CLK_STC_PVR2_DISABLE|CLK_STC_PVR2_INVERT|CLK_STC_PVR… in HAL_TSP_PowerCtrl()
5073 #undef CLK_STC_PVR2_INVERT