Home
last modified time | relevance | path

Searched refs:BK_AFEC_9C (Results 1 – 25 of 26) sorted by relevance

12

/utopia/UTPA2-700.0.x/modules/vd/hal/mustang/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c7532 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/vd/hal/kano/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c7658 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/vd/hal/maxim/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c7658 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/vd/hal/macan/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c7548 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/vd/hal/messi/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c4170 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/vd/hal/manhattan/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c7605 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/vd/hal/maserati/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c7658 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/vd/hal/M7621/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c7658 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/vd/hal/mainz/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c4170 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/vd/hal/maldives/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c7532 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/vd/hal/M7821/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c7658 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/vd/hal/mooney/avd/
H A DregAVD.h305 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro
H A DhalAVD.c4169 RIU_WriteByteMask (BK_AFEC_9C, eVDHsyncSensitivityTuning.u8CNTRSyncAfterLock << 0, BMASK(5:0)); in HAL_AVD_AFEC_SetHsyncSensitivity()
/utopia/UTPA2-700.0.x/modules/ve/drv/ve/include/
H A Dve_Analog_Reg.h641 #define BK_AFEC_9C (AFEC_REG_BASE+0x9C) macro

12