Home
last modified time | relevance | path

Searched refs:column_width (Results 1 – 8 of 8) sorted by relevance

/rockchip-linux_mpp/mpp/hal/rkdec/h265d/
H A Dhal_h265d_rkv.c376 RK_U16 column_width[20]; in hal_h265d_v345_output_pps_packet() local
379 memset(column_width, 0, sizeof(column_width)); in hal_h265d_v345_output_pps_packet()
392 column_width[i] = dxva_cxt->pp.column_width_minus1[i] + 1; in hal_h265d_v345_output_pps_packet()
393 sum += column_width[i] ; in hal_h265d_v345_output_pps_packet()
395 column_width[i] = ctu_width_in_pic - sum; in hal_h265d_v345_output_pps_packet()
418column_width[i] = ((i + 1) * pic_in_cts_width) / (dxva_cxt->pp.num_tile_columns_minus1 + 1) - in hal_h265d_v345_output_pps_packet()
428 column_width[0] = (width + MaxCUWidth - 1) / MaxCUWidth; in hal_h265d_v345_output_pps_packet()
433 if (column_width[j] > 0) in hal_h265d_v345_output_pps_packet()
434 column_width[j]--; in hal_h265d_v345_output_pps_packet()
435 mpp_put_bits(&bp, column_width[j], 8); in hal_h265d_v345_output_pps_packet()
[all …]
H A Dhal_h265d_vdpu34x.c339 RK_U16 column_width[20]; in hal_h265d_v345_output_pps_packet() local
342 memset(column_width, 0, sizeof(column_width)); in hal_h265d_v345_output_pps_packet()
355 column_width[i] = dxva_cxt->pp.column_width_minus1[i] + 1; in hal_h265d_v345_output_pps_packet()
356 sum += column_width[i] ; in hal_h265d_v345_output_pps_packet()
358 column_width[i] = ctu_width_in_pic - sum; in hal_h265d_v345_output_pps_packet()
381column_width[i] = ((i + 1) * pic_in_cts_width) / (dxva_cxt->pp.num_tile_columns_minus1 + 1) - in hal_h265d_v345_output_pps_packet()
391 column_width[0] = (width + MaxCUWidth - 1) / MaxCUWidth; in hal_h265d_v345_output_pps_packet()
396 if (column_width[j] > 0) in hal_h265d_v345_output_pps_packet()
397 column_width[j]--; in hal_h265d_v345_output_pps_packet()
398 mpp_put_bits(&bp, column_width[j], 12); in hal_h265d_v345_output_pps_packet()
[all …]
H A Dhal_h265d_vdpu382.c332 RK_U16 column_width[20]; in hal_h265d_v382_output_pps_packet() local
335 memset(column_width, 0, sizeof(column_width)); in hal_h265d_v382_output_pps_packet()
348 column_width[i] = dxva_cxt->pp.column_width_minus1[i] + 1; in hal_h265d_v382_output_pps_packet()
349 sum += column_width[i] ; in hal_h265d_v382_output_pps_packet()
351 column_width[i] = ctu_width_in_pic - sum; in hal_h265d_v382_output_pps_packet()
374column_width[i] = ((i + 1) * pic_in_cts_width) / (dxva_cxt->pp.num_tile_columns_minus1 + 1) - in hal_h265d_v382_output_pps_packet()
384 column_width[0] = (width + MaxCUWidth - 1) / MaxCUWidth; in hal_h265d_v382_output_pps_packet()
389 if (column_width[j] > 0) in hal_h265d_v382_output_pps_packet()
390 column_width[j]--; in hal_h265d_v382_output_pps_packet()
391 mpp_put_bits(&bp, column_width[j], 12); in hal_h265d_v382_output_pps_packet()
H A Dhal_h265d_vdpu384a.c518 RK_U16 column_width[20]; in hal_h265d_v345_output_pps_packet() local
521 memset(column_width, 0, sizeof(column_width)); in hal_h265d_v345_output_pps_packet()
533 column_width[i] = dxva_ctx->pp.column_width_minus1[i] + 1; in hal_h265d_v345_output_pps_packet()
534 sum += column_width[i] ; in hal_h265d_v345_output_pps_packet()
536 column_width[i] = ctu_width_in_pic - sum; in hal_h265d_v345_output_pps_packet()
557column_width[i] = ((i + 1) * pic_in_cts_width) / (dxva_ctx->pp.num_tile_columns_minus1 + 1) - in hal_h265d_v345_output_pps_packet()
566 column_width[0] = (width + MaxCUWidth - 1) / MaxCUWidth; in hal_h265d_v345_output_pps_packet()
571 mpp_put_bits(&bp, column_width[i], 12); in hal_h265d_v345_output_pps_packet()
H A Dhal_h265d_vdpu383.c550 RK_U16 column_width[20]; in hal_h265d_v345_output_pps_packet() local
553 memset(column_width, 0, sizeof(column_width)); in hal_h265d_v345_output_pps_packet()
565 column_width[i] = dxva_ctx->pp.column_width_minus1[i] + 1; in hal_h265d_v345_output_pps_packet()
566 sum += column_width[i] ; in hal_h265d_v345_output_pps_packet()
568 column_width[i] = ctu_width_in_pic - sum; in hal_h265d_v345_output_pps_packet()
589column_width[i] = ((i + 1) * pic_in_cts_width) / (dxva_ctx->pp.num_tile_columns_minus1 + 1) - in hal_h265d_v345_output_pps_packet()
598 column_width[0] = (width + MaxCUWidth - 1) / MaxCUWidth; in hal_h265d_v345_output_pps_packet()
603 mpp_put_bits(&bp, column_width[i], 12); in hal_h265d_v345_output_pps_packet()
/rockchip-linux_mpp/mpp/codec/dec/h265/
H A Dh265d_ps.c1920 MPP_FREE(pps->bufs.column_width); in mpp_hevc_pps_free()
2080 bufs->column_width = mpp_malloc_size(RK_U32, buf_size); in mpp_hevc_decode_nal_pps()
2090 if (!bufs->column_width || !bufs->row_height) { in mpp_hevc_decode_nal_pps()
2099 READ_UE(gb, &bufs->column_width[i]); in mpp_hevc_decode_nal_pps()
2100 bufs->column_width[i] += 1; in mpp_hevc_decode_nal_pps()
2101 sum += bufs->column_width[i]; in mpp_hevc_decode_nal_pps()
2108 bufs->column_width[pps->num_tile_columns - 1] = sps->ctb_width - sum; in mpp_hevc_decode_nal_pps()
2200 bufs->column_width = mpp_malloc_size(RK_U32, buf_size); in mpp_hevc_decode_nal_pps()
2209 if (!bufs->column_width || !bufs->row_height) { in mpp_hevc_decode_nal_pps()
2215 bufs->column_width[i] = ((i + 1) * sps->ctb_width) / pps->num_tile_columns - in mpp_hevc_decode_nal_pps()
H A Dh265d_parser.h304 RK_U32 *column_width; ///< ColumnWidth member
H A Dh265d_parser2_syntax.c154 pp->column_width_minus1[i] = pps->bufs.column_width[i] - 1; in fill_picture_parameters()