Home
last modified time | relevance | path

Searched refs:writel_be (Results 1 – 4 of 4) sorted by relevance

/rk3399_rockchip-uboot/drivers/watchdog/
H A Dbcm6345_wdt.c36 writel_be(WDT_CTL_START1_MASK, priv->regs + WDT_CTL_REG); in bcm6345_wdt_reset()
37 writel_be(WDT_CTL_START2_MASK, priv->regs + WDT_CTL_REG); in bcm6345_wdt_reset()
54 writel_be(timeout, priv->regs + WDT_VAL_REG); in bcm6345_wdt_start()
68 writel_be(WDT_CTL_STOP1_MASK, priv->regs + WDT_CTL_REG); in bcm6345_wdt_stop()
69 writel_be(WDT_CTL_STOP2_MASK, priv->regs + WDT_CTL_REG); in bcm6345_wdt_stop()
/rk3399_rockchip-uboot/drivers/serial/
H A Dserial_bcm6345.c165 writel_be(val, base + UART_BAUD_REG); in bcm6345_serial_init()
168 writel_be(0, base + UART_IR_REG); in bcm6345_serial_init()
203 writel_be(ch, priv->base + UART_FIFO_REG); in bcm6345_serial_putc()
297 writel_be(ch, base + UART_FIFO_REG); in _debug_uart_putc()
/rk3399_rockchip-uboot/drivers/spi/
H A Dbcm63xx_hsspi.c152 writel_be(set, priv->regs + SPI_PFL_CLK_REG(plat->cs)); in bcm63xx_hsspi_activate_cs()
253 writel_be(val, priv->regs + SPI_PFL_MODE_REG(plat->cs)); in bcm63xx_hsspi_xfer()
277 writel_be(val, priv->regs + SPI_CMD_REG); in bcm63xx_hsspi_xfer()
391 writel_be(0, priv->regs + SPI_IR_MASK_REG); in bcm63xx_hsspi_probe()
394 writel_be(SPI_IR_CLEAR_ALL, priv->regs + SPI_IR_STAT_REG); in bcm63xx_hsspi_probe()
/rk3399_rockchip-uboot/arch/mips/include/asm/
H A Dio.h382 #define writel_be(val, addr) \ in BUILDIO_MEM() macro