Home
last modified time | relevance | path

Searched refs:rsd (Results 1 – 4 of 4) sorted by relevance

/rk3399_rockchip-uboot/drivers/spi/
H A Drk_spi.c56 u32 rsd; /* Rx sample delay cycles */ member
221 u32 spi_clk, rsd; in rockchip_spi_ofdata_to_platdata() local
225 rsd = DIV_ROUND_CLOSEST(rsd_nsecs * (spi_clk >> 8), 1000000000 >> 8); in rockchip_spi_ofdata_to_platdata()
226 if (!rsd) { in rockchip_spi_ofdata_to_platdata()
228 } else if (rsd > SPI_CR0_RSD_MAX) { in rockchip_spi_ofdata_to_platdata()
229 rsd = SPI_CR0_RSD_MAX; in rockchip_spi_ofdata_to_platdata()
233 priv->rsd = rsd; in rockchip_spi_ofdata_to_platdata()
238 plat->deactivate_delay_us, priv->rsd); in rockchip_spi_ofdata_to_platdata()
370 ctrlr0 |= priv->rsd << RXDSD_SHIFT; in rockchip_spi_claim_bus()
/rk3399_rockchip-uboot/examples/standalone/
H A Drkspi.c22 u32 rsd; /* Rx sample delay cycles */ member
108 int rockchip_spi_probe(u8 bus, uintptr_t base_addr, u32 rsd, u32 clock_div, u32 mode) in rockchip_spi_probe() argument
122 priv->rsd = rsd; in rockchip_spi_probe()
192 ctrlr0 |= priv->rsd << RXDSD_SHIFT; in rockchip_spi_claim_bus()
H A DREADME_rkspi.md54 int rockchip_spi_probe(u8 bus, uintptr_t base_addr, u32 rsd, u32 clock_div, u32 mode);
59 - rsd: read sample clock shift with spiclk which is controller working rate
H A Drkspi.h130 int rockchip_spi_probe(u8 bus, uintptr_t base_addr, u32 rsd, u32 clock_div, u32 mode);