Home
last modified time | relevance | path

Searched refs:data_width (Results 1 – 11 of 11) sorted by relevance

/rk3399_rockchip-uboot/drivers/mtd/nand/raw/
H A Dzynq_nand.c427 int data_width = 4; in zynq_nand_read_oob() local
433 chip->read_buf(mtd, p, (mtd->oobsize - data_width)); in zynq_nand_read_oob()
434 p += mtd->oobsize - data_width; in zynq_nand_read_oob()
439 chip->read_buf(mtd, p, data_width); in zynq_nand_read_oob()
453 int status = 0, data_width = 4; in zynq_nand_write_oob() local
459 chip->write_buf(mtd, buf, (mtd->oobsize - data_width)); in zynq_nand_write_oob()
460 buf += mtd->oobsize - data_width; in zynq_nand_write_oob()
466 chip->write_buf(mtd, buf, data_width); in zynq_nand_write_oob()
486 unsigned long data_width = 4; in zynq_nand_read_page_raw() local
493 chip->read_buf(mtd, p, (mtd->oobsize - data_width)); in zynq_nand_read_page_raw()
[all …]
/rk3399_rockchip-uboot/drivers/ddr/marvell/axp/
H A Dddr3_spd.c147 u32 data_width; member
309 info->data_width = in ddr3_spd_init()
311 DEBUG_INIT_FULL_C("DRAM data_width ", info->data_width, 1); in ddr3_spd_init()
337 (info->data_width / info->sdram_width)) << 16; in ddr3_spd_init()
342 (info->data_width / info->sdram_width) * 0x2) << 16; in ddr3_spd_init()
349 ((info->data_width / info->sdram_width) * in ddr3_spd_init()
521 if (sum_info->data_width != info->data_width) { in ddr3_spd_sum_init()
738 if (ddr3_get_min_val(sum_info.data_width, dimm_num, BUS_WIDTH) == 64) {
/rk3399_rockchip-uboot/include/
H A Dfsl_ddr_dimm_params.h23 unsigned int data_width; member
/rk3399_rockchip-uboot/drivers/ddr/fsl/
H A Doptions.c920 if ((pdimm[0].data_width >= 64) && \ in populate_memctl_options()
921 (pdimm[0].data_width <= 72)) in populate_memctl_options()
923 else if ((pdimm[0].data_width >= 32) && \ in populate_memctl_options()
924 (pdimm[0].data_width <= 40)) in populate_memctl_options()
928 pdimm[0].data_width); in populate_memctl_options()
H A Dddr1_dimm_params.c256 pdimm->data_width = spd->dataw_lsb; in ddr_compute_dimm_parameters()
H A Dddr3_dimm_params.c128 pdimm->data_width = pdimm->primary_sdram_width in ddr_compute_dimm_parameters()
H A Dddr2_dimm_params.c239 pdimm->data_width = spd->dataw; in ddr_compute_dimm_parameters()
H A Dddr4_dimm_params.c171 pdimm->data_width = pdimm->primary_sdram_width in ddr_compute_dimm_parameters()
H A Dmain.c280 dw = pinfo->dimm_params[i][j].data_width; in __step_assign_addresses()
H A Dinteractive.c223 DIMM_PARM(data_width), in fsl_ddr_dimm_parameters_edit()
320 DIMM_PARM(data_width), in print_dimm_parameters()
/rk3399_rockchip-uboot/doc/
H A DREADME.fsl-ddr370 data_width = 64