Home
last modified time | relevance | path

Searched refs:PORT_LOGIC_LINK_WIDTH_2_LANES (Results 1 – 2 of 2) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/mach-rockchip/
H A Dspl_pcie_ep_boot.c69 #define PORT_LOGIC_LINK_WIDTH_2_LANES (0x2 << 8) macro
289 val |= PORT_LOGIC_LINK_WIDTH_2_LANES; in pcie_link_set_lanes()
/rk3399_rockchip-uboot/drivers/pci/
H A Dpcie_dw_rockchip.c136 #define PORT_LOGIC_LINK_WIDTH_2_LANES PORT_LOGIC_LINK_WIDTH(0x2) macro
423 val |= PORT_LOGIC_LINK_WIDTH_2_LANES; in rk_pcie_configure()