Home
last modified time | relevance | path

Searched refs:PLLE_SS_CNTL_BYPASS_SS (Results 1 – 4 of 4) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra20/
H A Dclock.c626 #define PLLE_SS_CNTL_BYPASS_SS (1 << 10) macro
713 PLLE_SS_CNTL_BYPASS_SS; in tegra_plle_enable()
744 value &= ~PLLE_SS_CNTL_BYPASS_SS; in tegra_plle_enable()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra30/
H A Dclock.c655 #define PLLE_SS_CNTL_BYPASS_SS (1 << 10) macro
759 PLLE_SS_CNTL_BYPASS_SS; in tegra_plle_enable()
790 value &= ~PLLE_SS_CNTL_BYPASS_SS; in tegra_plle_enable()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra124/
H A Dclock.c940 #define PLLE_SS_CNTL_BYPASS_SS (1 << 10) macro
991 PLLE_SS_CNTL_BYPASS_SS; in tegra_plle_enable()
1028 value &= ~PLLE_SS_CNTL_BYPASS_SS; in tegra_plle_enable()
/rk3399_rockchip-uboot/arch/arm/mach-tegra/tegra210/
H A Dclock.c1126 #define PLLE_SS_CNTL_BYPASS_SS (1 << 10) macro
1229 value &= ~PLLE_SS_CNTL_BYPASS_SS; in tegra_plle_enable()