Home
last modified time | relevance | path

Searched refs:PHY_CTRL (Results 1 – 5 of 5) sorted by relevance

/rk3399_rockchip-uboot/board/keymile/km_arm/
H A Dkm_arm.c379 { PHY(0), PHY_CTRL, PHY_100_MBPS | AUTONEG_EN | AUTONEG_RST |
383 { PHY(1), PHY_CTRL, PHY_PWR_DOWN },
387 { PHY(2), PHY_CTRL, PHY_PWR_DOWN },
391 { PHY(3), PHY_CTRL, PHY_PWR_DOWN },
397 { PHY(4), PHY_CTRL, PHY_PWR_DOWN },
/rk3399_rockchip-uboot/include/
H A Dmv88e6352.h16 #define PHY_CTRL 0x00 macro
/rk3399_rockchip-uboot/board/keymile/km83xx/
H A Dkm83xx.c210 { PHY(1), PHY_CTRL, PHY_100_MBPS | AUTONEG_EN | AUTONEG_RST |
214 { PHY(2), PHY_CTRL, PHY_PWR_DOWN },
/rk3399_rockchip-uboot/drivers/net/
H A De1000.c2221 phy_ctrl = E1000_READ_REG(hw, PHY_CTRL); in e1000_set_d3_lplu_state()
2240 E1000_WRITE_REG(hw, PHY_CTRL, phy_ctrl); in e1000_set_d3_lplu_state()
2292 E1000_WRITE_REG(hw, PHY_CTRL, phy_ctrl); in e1000_set_d3_lplu_state()
2343 phy_ctrl = E1000_READ_REG(hw, PHY_CTRL); in e1000_set_d0_lplu_state()
2356 E1000_WRITE_REG(hw, PHY_CTRL, phy_ctrl); in e1000_set_d0_lplu_state()
2404 E1000_WRITE_REG(hw, PHY_CTRL, phy_ctrl); in e1000_set_d0_lplu_state()
2949 ret_val = e1000_read_phy_reg(hw, PHY_CTRL, &phy_data); in e1000_copper_link_autoneg()
2954 ret_val = e1000_write_phy_reg(hw, PHY_CTRL, phy_data); in e1000_copper_link_autoneg()
4594 ret_val = e1000_read_phy_reg(hw, PHY_CTRL, &phy_data); in e1000_phy_reset()
4599 ret_val = e1000_write_phy_reg(hw, PHY_CTRL, phy_data); in e1000_phy_reset()
H A De1000.h1874 #define PHY_CTRL 0x00 /* Control Register */ macro