Home
last modified time | relevance | path

Searched refs:HCLK_SDMMC0 (Results 1 – 18 of 18) sorted by relevance

/rk3399_rockchip-uboot/drivers/clk/rockchip/
H A Dclk_rv1103b.c292 case HCLK_SDMMC0: in rv1103b_mmc_get_clk()
360 case HCLK_SDMMC0: in rv1103b_mmc_set_clk()
834 case HCLK_SDMMC0: in rv1103b_clk_get_rate()
920 case HCLK_SDMMC0: in rv1103b_clk_set_rate()
H A Dclk_rv1126b.c358 case HCLK_SDMMC0: in rv1126b_mmc_get_clk()
455 case HCLK_SDMMC0: in rv1126b_mmc_set_clk()
1508 case HCLK_SDMMC0: in rv1126b_clk_get_rate()
1640 case HCLK_SDMMC0: in rv1126b_clk_set_rate()
H A Dclk_rk3576.c782 case HCLK_SDMMC0: in rk3576_mmc_get_clk()
871 case HCLK_SDMMC0: in rk3576_mmc_set_clk()
918 case HCLK_SDMMC0: in rk3576_mmc_set_clk()
2144 case HCLK_SDMMC0: in rk3576_clk_get_rate()
2312 case HCLK_SDMMC0: in rk3576_clk_set_rate()
H A Dclk_rk3562.c1046 case HCLK_SDMMC0: in rk3562_sdmmc_get_rate()
1097 case HCLK_SDMMC0: in rk3562_sdmmc_set_rate()
1448 case HCLK_SDMMC0: in rk3562_clk_get_rate()
1572 case HCLK_SDMMC0: in rk3562_clk_set_rate()
H A Dclk_rk3568.c1431 case HCLK_SDMMC0: in rk3568_sdmmc_get_clk()
1499 case HCLK_SDMMC0: in rk3568_sdmmc_set_clk()
2591 case HCLK_SDMMC0: in rk3568_clk_get_rate()
2777 case HCLK_SDMMC0: in rk3568_clk_set_rate()
H A Dclk_rk3528.c1396 case HCLK_SDMMC0: in rk3528_clk_get_rate()
1511 case HCLK_SDMMC0: in rk3528_clk_set_rate()
/rk3399_rockchip-uboot/include/dt-bindings/clock/
H A Drockchip,rv1103b-cru.h90 #define HCLK_SDMMC0 80 macro
H A Drk3562-cru.h153 #define HCLK_SDMMC0 143 macro
H A Drk3528-cru.h314 #define HCLK_SDMMC0 408 macro
H A Drockchip,rv1126b-cru.h194 #define HCLK_SDMMC0 184 macro
H A Drk3568-cru.h239 #define HCLK_SDMMC0 176 macro
H A Drockchip,rk3576-cru.h312 #define HCLK_SDMMC0 304 macro
/rk3399_rockchip-uboot/arch/arm/dts/
H A Drv1103b.dtsi966 clocks = <&cru HCLK_SDMMC0>, <&cru CCLK_SDMMC0>;
H A Drk3562.dtsi1905 clocks = <&cru HCLK_SDMMC0>, <&cru CCLK_SDMMC0>,
H A Drk3528.dtsi1946 clocks = <&cru HCLK_SDMMC0>, <&cru CCLK_SRC_SDMMC0>,
H A Drk3568.dtsi1819 clocks = <&cru HCLK_SDMMC0>, <&cru CLK_SDMMC0>,
H A Drv1126b.dtsi2830 clocks = <&cru HCLK_SDMMC0>, <&cru CCLK_SDMMC0>;
H A Drk3576.dtsi3180 clocks = <&cru HCLK_SDMMC0>, <&cru CCLK_SRC_SDMMC0>;