Home
last modified time | relevance | path

Searched refs:DPLL_MODE (Results 1 – 4 of 4) sorted by relevance

/rk3399_rockchip-uboot/arch/arm/include/asm/arch-rockchip/
H A Dsdram_px30.h59 #define DPLL_MODE(n) ((0x3 << (4 + 16)) | ((n) << 4)) macro
H A Dsdram_rv1126.h237 #define DPLL_MODE(n) ((0x3 << (2 + 16)) | ((n) << 2)) macro
/rk3399_rockchip-uboot/drivers/ram/rockchip/
H A Dsdram_px30.c104 writel(DPLL_MODE(CLOCK_FROM_XIN_OSC), &dram->cru->mode); in rkclk_set_dpll()
117 writel(DPLL_MODE(CLOCK_FROM_PLL), &dram->cru->mode); in rkclk_set_dpll()
H A Dsdram_rv1126.c357 writel(DPLL_MODE(CLOCK_FROM_XIN_OSC), &dram->cru->mode); in rkclk_set_dpll()
386 writel(DPLL_MODE(CLOCK_FROM_PLL), &dram->cru->mode); in rkclk_set_dpll()