Home
last modified time | relevance | path

Searched refs:se_regs (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/nvidia/tegra/soc/t194/drivers/se/
H A Dse.c41 static uint32_t se_regs[NUM_SE_REGS_TO_SAVE]; variable
465 se_regs[0] = mmio_read_32(TEGRA_SE0_BASE + SE0_MUTEX_WATCHDOG_NS_LIMIT); in tegra_se_suspend()
466 se_regs[1] = mmio_read_32(TEGRA_SE0_BASE + SE0_AES0_ENTROPY_SRC_AGE_CTRL); in tegra_se_suspend()
467 se_regs[2] = mmio_read_32(TEGRA_RNG1_BASE + RNG1_MUTEX_WATCHDOG_NS_LIMIT); in tegra_se_suspend()
468 se_regs[3] = mmio_read_32(TEGRA_PKA1_BASE + PKA1_MUTEX_WATCHDOG_NS_LIMIT); in tegra_se_suspend()
503 mmio_write_32(TEGRA_SE0_BASE + SE0_MUTEX_WATCHDOG_NS_LIMIT, se_regs[0]); in tegra_se_resume()
504 mmio_write_32(TEGRA_SE0_BASE + SE0_AES0_ENTROPY_SRC_AGE_CTRL, se_regs[1]); in tegra_se_resume()
505 mmio_write_32(TEGRA_RNG1_BASE + RNG1_MUTEX_WATCHDOG_NS_LIMIT, se_regs[2]); in tegra_se_resume()
506 mmio_write_32(TEGRA_PKA1_BASE + PKA1_MUTEX_WATCHDOG_NS_LIMIT, se_regs[3]); in tegra_se_resume()
/rk3399_ARM-atf/plat/nvidia/tegra/soc/t186/
H A Dplat_psci_handlers.c44 static uint32_t se_regs[TEGRA186_SE_CONTEXT_SIZE]; variable
130 se_regs[0] = mmio_read_32(TEGRA_SE0_BASE + in tegra_soc_pwr_domain_suspend()
132 se_regs[1] = mmio_read_32(TEGRA_RNG1_BASE + in tegra_soc_pwr_domain_suspend()
134 se_regs[2] = mmio_read_32(TEGRA_PKA1_BASE + in tegra_soc_pwr_domain_suspend()
412 se_regs[0]); in tegra_soc_pwr_domain_on_finish()
414 se_regs[1]); in tegra_soc_pwr_domain_on_finish()
416 se_regs[2]); in tegra_soc_pwr_domain_on_finish()