Home
last modified time | relevance | path

Searched refs:mainpll_nocdiv_l4mp (Results 1 – 1 of 1) sorted by relevance

/rk3399_ARM-atf/plat/intel/soc/agilex5/soc/
H A Dagilex5_clock_manager.c467 uint32_t mainpll_nocdiv_l4mp = BIT(GET_CLKMGR_MAINPLL_NOCDIV_L4MP( in get_l4_mp_clk() local
470 uint32_t l4_mp_clk = (l3_main_free_clk / mainpll_nocdiv_l4mp); in get_l4_mp_clk()