Home
last modified time | relevance | path

Searched refs:cached (Results 1 – 7 of 7) sorted by relevance

/rk3399_ARM-atf/lib/locks/bakery/
H A Dbakery_lock_normal.c67 static inline void write_cache_op(uintptr_t addr, bool cached) in write_cache_op() argument
69 if (cached) in write_cache_op()
77 static inline void read_cache_op(uintptr_t addr, bool cached) in read_cache_op() argument
79 if (cached) in read_cache_op()
/rk3399_ARM-atf/.husky/
H A Dpre-commit.copyright12 FILES=`git diff --cached --name-only HEAD`
/rk3399_ARM-atf/docs/resources/diagrams/plantuml/
H A Drse_attestation_flow.puml38 Rnote over RMM: Platform token is\n\ cached. It is not\n\ changing within\n\ a power cycle.
/rk3399_ARM-atf/docs/components/
H A Dcontext-management-library.rst238 ID_AA64DFR1_EL1 are cached in the
240 structure. These cached copies are used to service trapped reads of the
242 trace features can vary across CPUs, these ID registers are cached
246 The per-cpu cached ID registers are initialized in ``psci_arch_setup()``
526 values to lower exception levels when traps occur. The cached values stored in
H A Dxlat-tables-lib-v2-design.rst71 The region attributes specify the type of memory (for example device or cached
400 mapping cannot be cached in the TLBs.
H A Del3-spmc.rst372 - SPMC fetches the cached memory descriptor from the datastore,
/rk3399_ARM-atf/docs/threat_model/
H A Dsupply_chain_threat_model.rst691 | | bamboo.linaro.org, | itself. Any | and cached by |