Home
last modified time | relevance | path

Searched refs:c_reg (Results 1 – 4 of 4) sorted by relevance

/rk3399_ARM-atf/drivers/st/ddr/
H A Dstm32mp1_ddr.c562 if ((config->c_reg.mstr & DDRCTRL_MSTR_DDR3) != 0U) { in stm32mp1_ddr_init()
564 } else if ((config->c_reg.mstr & DDRCTRL_MSTR_LPDDR2) != 0U) { in stm32mp1_ddr_init()
566 } else if ((config->c_reg.mstr & DDRCTRL_MSTR_LPDDR3) != 0U) { in stm32mp1_ddr_init()
622 stm32mp_ddr_set_reg(priv, REG_REG, &config->c_reg, ddr_registers); in stm32mp1_ddr_init()
625 if ((config->c_reg.mstr & in stm32mp1_ddr_init()
662 if ((config->c_reg.mstr & in stm32mp1_ddr_init()
687 if ((config->c_reg.mstr & DDRCTRL_MSTR_DDR3) != 0U) { in stm32mp1_ddr_init()
716 if ((config->c_reg.mstr & DDRCTRL_MSTR_DLL_OFF_MODE) != 0U) { in stm32mp1_ddr_init()
742 if ((config->c_reg.mstr & DDRCTRL_MSTR_DDR3) == 0U) { in stm32mp1_ddr_init()
754 stm32mp1_refresh_restore(priv->ctl, config->c_reg.rfshctl3, in stm32mp1_ddr_init()
[all …]
H A Dstm32mp2_ddr.c364 if ((config->c_reg.mstr & DDRCTRL_MSTR_DDR3) != 0U) { in stm32mp2_ddr_init()
366 } else if ((config->c_reg.mstr & DDRCTRL_MSTR_DDR4) != 0U) { in stm32mp2_ddr_init()
368 } else if ((config->c_reg.mstr & DDRCTRL_MSTR_LPDDR4) != 0U) { in stm32mp2_ddr_init()
422 config->c_reg.pwrctl |= DDRCTRL_PWRCTL_SELFREF_SW; in stm32mp2_ddr_init()
425 stm32mp_ddr_set_reg(priv, REG_REG, &config->c_reg, ddr_registers); in stm32mp2_ddr_init()
475 restore_refresh(priv->ctl, config->c_reg.rfshctl3, config->c_reg.pwrctl); in stm32mp2_ddr_init()
/rk3399_ARM-atf/include/drivers/st/
H A Dstm32mp1_ddr.h123 struct stm32mp1_ddrctrl_reg c_reg; member
H A Dstm32mp2_ddr.h133 struct stm32mp2_ddrctrl_reg c_reg; member