Home
last modified time | relevance | path

Searched refs:SUB_EMI_RG_MASK_D0 (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/drivers/emi_mpu/mt8188/
H A Demi_mpu_priv.h35 #define SUB_EMI_RG_MASK_D0 (SUB_EMI_MPU_BASE + 0x900) macro
36 #define SUB_EMI_RG_MASK_D(domain) (SUB_EMI_RG_MASK_D0 + (domain * 4))
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/emi_mpu/
H A Demi_mpu.h39 #define SUB_EMI_RG_MASK_D0 (SUB_EMI_MPU_BASE + 0x900) macro
40 #define SUB_EMI_RG_MASK_D(domain) (SUB_EMI_RG_MASK_D0 + (domain * 4))
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/emi_mpu/
H A Demi_mpu.h39 #define SUB_EMI_RG_MASK_D0 (SUB_EMI_MPU_BASE + 0x900) macro
40 #define SUB_EMI_RG_MASK_D(domain) (SUB_EMI_RG_MASK_D0 + (domain * 4))