Searched refs:SDCR (Results 1 – 7 of 7) sorted by relevance
| /rk3399_ARM-atf/include/arch/aarch32/ |
| H A D | smccc_macros.S | 95 ldcopr r5, SDCR
154 ldcopr r1, SDCR
|
| H A D | el3_common_macros.S | 150 stcopr r0, SDCR
|
| H A D | arch_helpers.h | 292 DEFINE_COPROCR_RW_FUNCS(sdcr, SDCR)
|
| H A D | arch.h | 537 #define SDCR p15, 0, c1, c3, 1 macro
|
| /rk3399_ARM-atf/docs/security_advisories/ |
| H A D | security-advisory-tfv-2.rst | 54 macro. Here the affected bits are ``SDCR.SPD``, which should also be assigned to
|
| /rk3399_ARM-atf/docs/process/ |
| H A D | security-hardening.rst | 117 In Aarch32 execution state the ``MDCR_EL3`` alias is the ``SDCR`` register,
|
| /rk3399_ARM-atf/docs/ |
| H A D | change-log.md | 11239 the counter gets disabled by setting `SDCR.SCCD` bit on CPU cold/warm
12401 - Debug registers MDCR-EL3/SDCR and MDCR_EL2/HDCR are initialised to avoid
|