Home
last modified time | relevance | path

Searched refs:MT_CPUPM_PWR_DOMAIN_MCUSYS (Results 1 – 8 of 8) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/topology/default/
H A Dpwr.c94 pstate |= MT_CPUPM_PWR_DOMAIN_MCUSYS; in pwr_domain_coordination()
104 pstate |= MT_CPUPM_PWR_DOMAIN_MCUSYS; in pwr_domain_coordination()
/rk3399_ARM-atf/plat/mediatek/include/lib/pm/
H A Dmtk_pm.h185 #define MT_CPUPM_MCUSYS_REQ (MT_CPUPM_PWR_DOMAIN_MCUSYS | \
191 #define MT_CPUPM_PWR_DOMAIN_MCUSYS BIT(4) macro
/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/topology/group_4_3_1/
H A Dpwr.c109 pstate |= MT_CPUPM_PWR_DOMAIN_MCUSYS; in pwr_domain_coordination()
/rk3399_ARM-atf/plat/mediatek/lib/pm/armv8_2/
H A Dpwr_ctrl.c27 ((_pstate & (MT_CPUPM_PWR_DOMAIN_MCUSYS | MT_CPUPM_PWR_DOMAIN_CLUSTER)) != 0)
303 if ((pstate & MT_CPUPM_PWR_DOMAIN_MCUSYS) != 0) { in armv8_2_power_domain_suspend()
335 if ((pstate & MT_CPUPM_PWR_DOMAIN_MCUSYS) != 0) { in armv8_2_power_domain_suspend_finish()
/rk3399_ARM-atf/plat/mediatek/lib/pm/armv9_0/
H A Dpwr_ctrl.c31 (_pstate & (MT_CPUPM_PWR_DOMAIN_MCUSYS | \
288 if (pstate & MT_CPUPM_PWR_DOMAIN_MCUSYS) in power_domain_suspend()
317 if (pstate & MT_CPUPM_PWR_DOMAIN_MCUSYS) in power_domain_suspend_finish()
/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/cpcv3_2/
H A Dmt_cpu_pm.c241 pstate |= (MT_CPUPM_PWR_DOMAIN_MCUSYS | MT_CPUPM_PWR_DOMAIN_CLUSTER); in cpupm_do_pstate_off()
271 pstate |= (MT_CPUPM_PWR_DOMAIN_MCUSYS | MT_CPUPM_PWR_DOMAIN_CLUSTER); in cpupm_do_pstate_on()
/rk3399_ARM-atf/plat/mediatek/lib/pm/
H A Dmtk_pm.h113 #define MT_CPUPM_PWR_DOMAIN_MCUSYS BIT(4) macro
/rk3399_ARM-atf/plat/mediatek/drivers/cpu_pm/cpcv5_4/
H A Dmt_cpu_pm.c542 MT_CPUPM_PWR_DOMAIN_MCUSYS); in cpupm_do_pstate_off()
581 MT_CPUPM_PWR_DOMAIN_MCUSYS); in cpupm_do_pstate_on()