Home
last modified time | relevance | path

Searched refs:FPD_SLCR_WDT_CLK_SEL (Results 1 – 2 of 2) sorted by relevance

/rk3399_ARM-atf/plat/xilinx/zynqmp/include/
H A Dzynqmp_def.h346 #define FPD_SLCR_WDT_CLK_SEL (FPD_SLCR_BASEADDR + 0x100) macro
/rk3399_ARM-atf/plat/xilinx/zynqmp/pm_service/
H A Dpm_api_clock.c2129 .control_reg = FPD_SLCR_WDT_CLK_SEL,