Home
last modified time | relevance | path

Searched refs:FIREWALL_DSU_BASE (Results 1 – 3 of 3) sorted by relevance

/rk3399_ARM-atf/plat/rockchip/rk3588/drivers/secure/
H A Dsecure.c53 mmio_write_32(FIREWALL_DSU_BASE + FIREWALL_DSU_MST(0), 0xffffffff); in secure_fw_master_init()
54 mmio_write_32(FIREWALL_DSU_BASE + FIREWALL_DSU_MST(1), 0x00000000); in secure_fw_master_init()
69 mmio_write_32(FIREWALL_DSU_BASE + FIREWALL_DSU_RGN(rgn_id), in dsu_fw_rgn_config()
73 mmio_setbits_32(FIREWALL_DSU_BASE + FIREWALL_DSU_CON(i), in dsu_fw_rgn_config()
115 mmio_clrbits_32(FIREWALL_DSU_BASE + FIREWALL_DSU_CON(i), 0xfffe); in secure_region_init()
/rk3399_ARM-atf/plat/rockchip/rk3588/
H A Drk3588_def.h101 #define FIREWALL_DSU_BASE 0xfe010000 macro
/rk3399_ARM-atf/plat/rockchip/rk3588/drivers/pmu/
H A Dpmu.c125 mmio_write_32(FIREWALL_DSU_BASE + FIREWALL_DSU_RGN(i), in dsu_restore_early()
129 mmio_write_32(FIREWALL_DSU_BASE + FIREWALL_DSU_MST(i), in dsu_restore_early()
133 mmio_write_32(FIREWALL_DSU_BASE + FIREWALL_DSU_CON(i), in dsu_restore_early()
174 mmio_read_32(FIREWALL_DSU_BASE + FIREWALL_DSU_RGN(i)); in dsu_core_save()
178 mmio_read_32(FIREWALL_DSU_BASE + FIREWALL_DSU_MST(i)); in dsu_core_save()
182 mmio_read_32(FIREWALL_DSU_BASE + FIREWALL_DSU_CON(i)); in dsu_core_save()