Home
last modified time | relevance | path

Searched refs:DVFSRC_DDR_QOS6 (Results 1 – 9 of 9) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_vcorefs.h120 #define DVFSRC_DDR_QOS6 (DVFSRC_BASE + 0xD1C) macro
H A Dmt_spm_vcorefs.c76 { DVFSRC_DDR_QOS6, 0x00000066 },
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_vcore_dvfsrc_plat_def.h59 { DVFSRC_DDR_QOS6, 0x0000024C },
H A Dmt_spm_vcorefs_reg.h156 #define DVFSRC_DDR_QOS6 (DVFSRC_BASE + 0x300) macro
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_vcorefs.c41 { DVFSRC_DDR_QOS6, 0x00660066 },
H A Dmt_spm_vcorefs.h304 #define DVFSRC_DDR_QOS6 (DVFSRC_BASE + 0xD1C) macro
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_spm_vcorefs_reg.h143 #define DVFSRC_DDR_QOS6 (DVFSRC_BASE + 0x300) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_vcorefs.c232 {DVFSRC_DDR_QOS6, 0x00770077},
H A Dmt_spm_vcorefs.h290 #define DVFSRC_DDR_QOS6 (DVFSRC_BASE + 0xD1C) macro