Home
last modified time | relevance | path

Searched refs:DVFSRC_DDR_QOS4 (Results 1 – 10 of 10) sorted by relevance

/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/
H A Dmt_vcore_dvfsrc_plat_def.h29 { DVFSRC_DDR_QOS4, 0x000000AF },
H A Dmt_spm_vcorefs_reg.h141 #define DVFSRC_DDR_QOS4 (DVFSRC_BASE + 0x2F8) macro
/rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/
H A Dmt_spm_vcorefs.h80 #define DVFSRC_DDR_QOS4 (DVFSRC_BASE + 0xA44) macro
H A Dmt_spm_vcorefs.c74 { DVFSRC_DDR_QOS4, 0x0000004C },
/rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/
H A Dmt_vcore_dvfsrc_plat_def.h57 { DVFSRC_DDR_QOS4, 0x00000185 },
H A Dmt_spm_vcorefs_reg.h154 #define DVFSRC_DDR_QOS4 (DVFSRC_BASE + 0x2F8) macro
/rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/
H A Dmt_spm_vcorefs.c39 { DVFSRC_DDR_QOS4, 0x0000004C },
H A Dmt_spm_vcorefs.h234 #define DVFSRC_DDR_QOS4 (DVFSRC_BASE + 0xA44) macro
/rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/
H A Dmt_spm_vcorefs.c230 {DVFSRC_DDR_QOS4, 0x00000066},
H A Dmt_spm_vcorefs.h220 #define DVFSRC_DDR_QOS4 (DVFSRC_BASE + 0xA44) macro