Searched refs:DVFSRC_DDR_QOS2 (Results 1 – 10 of 10) sorted by relevance
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/ |
| H A D | mt_vcore_dvfsrc_plat_def.h | 27 { DVFSRC_DDR_QOS2, 0x00000086 },
|
| H A D | mt_spm_vcorefs_reg.h | 139 #define DVFSRC_DDR_QOS2 (DVFSRC_BASE + 0x2F0) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/ |
| H A D | mt_spm_vcorefs.h | 78 #define DVFSRC_DDR_QOS2 (DVFSRC_BASE + 0xA3C) macro
|
| H A D | mt_spm_vcorefs.c | 72 { DVFSRC_DDR_QOS2, 0x00000033 },
|
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/ |
| H A D | mt_vcore_dvfsrc_plat_def.h | 55 { DVFSRC_DDR_QOS2, 0x000000CE },
|
| H A D | mt_spm_vcorefs_reg.h | 152 #define DVFSRC_DDR_QOS2 (DVFSRC_BASE + 0x2F0) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/ |
| H A D | mt_spm_vcorefs.c | 37 { DVFSRC_DDR_QOS2, 0x00000033 },
|
| H A D | mt_spm_vcorefs.h | 232 #define DVFSRC_DDR_QOS2 (DVFSRC_BASE + 0xA3C) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/ |
| H A D | mt_spm_vcorefs.c | 228 {DVFSRC_DDR_QOS2, 0x00000033},
|
| H A D | mt_spm_vcorefs.h | 218 #define DVFSRC_DDR_QOS2 (DVFSRC_BASE + 0xA3C) macro
|