Searched refs:DVFSRC_DDR_QOS1 (Results 1 – 10 of 10) sorted by relevance
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/ |
| H A D | mt_vcore_dvfsrc_plat_def.h | 26 { DVFSRC_DDR_QOS1, 0x00000062 },
|
| H A D | mt_spm_vcorefs_reg.h | 138 #define DVFSRC_DDR_QOS1 (DVFSRC_BASE + 0x2EC) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/ |
| H A D | mt_spm_vcorefs.h | 77 #define DVFSRC_DDR_QOS1 (DVFSRC_BASE + 0xA38) macro
|
| H A D | mt_spm_vcorefs.c | 71 { DVFSRC_DDR_QOS1, 0x00000026 },
|
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/ |
| H A D | mt_vcore_dvfsrc_plat_def.h | 54 { DVFSRC_DDR_QOS1, 0x0000009A },
|
| H A D | mt_spm_vcorefs_reg.h | 151 #define DVFSRC_DDR_QOS1 (DVFSRC_BASE + 0x2EC) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/ |
| H A D | mt_spm_vcorefs.c | 36 { DVFSRC_DDR_QOS1, 0x00000026 },
|
| H A D | mt_spm_vcorefs.h | 231 #define DVFSRC_DDR_QOS1 (DVFSRC_BASE + 0xA38) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/ |
| H A D | mt_spm_vcorefs.c | 227 {DVFSRC_DDR_QOS1, 0x00000026},
|
| H A D | mt_spm_vcorefs.h | 217 #define DVFSRC_DDR_QOS1 (DVFSRC_BASE + 0xA38) macro
|