Searched refs:DVFSRC_DDR_QOS0 (Results 1 – 10 of 10) sorted by relevance
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8189/ |
| H A D | mt_vcore_dvfsrc_plat_def.h | 25 { DVFSRC_DDR_QOS0, 0x00000042 },
|
| H A D | mt_spm_vcorefs_reg.h | 137 #define DVFSRC_DDR_QOS0 (DVFSRC_BASE + 0x2E8) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8192/drivers/spm/ |
| H A D | mt_spm_vcorefs.h | 76 #define DVFSRC_DDR_QOS0 (DVFSRC_BASE + 0xA34) macro
|
| H A D | mt_spm_vcorefs.c | 70 { DVFSRC_DDR_QOS0, 0x00000019 },
|
| /rk3399_ARM-atf/plat/mediatek/drivers/spm/mt8196/ |
| H A D | mt_vcore_dvfsrc_plat_def.h | 53 { DVFSRC_DDR_QOS0, 0x0000004B },
|
| H A D | mt_spm_vcorefs_reg.h | 150 #define DVFSRC_DDR_QOS0 (DVFSRC_BASE + 0x2E8) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8195/drivers/spm/ |
| H A D | mt_spm_vcorefs.c | 35 { DVFSRC_DDR_QOS0, 0x00000019 },
|
| H A D | mt_spm_vcorefs.h | 230 #define DVFSRC_DDR_QOS0 (DVFSRC_BASE + 0xA34) macro
|
| /rk3399_ARM-atf/plat/mediatek/mt8186/drivers/spm/ |
| H A D | mt_spm_vcorefs.c | 226 {DVFSRC_DDR_QOS0, 0x00000019},
|
| H A D | mt_spm_vcorefs.h | 216 #define DVFSRC_DDR_QOS0 (DVFSRC_BASE + 0xA34) macro
|