Home
last modified time | relevance | path

Searched refs:D3 (Results 1 – 8 of 8) sorted by relevance

/rk3399_ARM-atf/drivers/renesas/rcar/pfc/
H A Dpfc.mk36 BL2_SOURCES += drivers/renesas/rcar/pfc/D3/pfc_init_d3.c
65 BL2_SOURCES += drivers/renesas/rcar/pfc/D3/pfc_init_d3.c
/rk3399_ARM-atf/drivers/renesas/rcar/qos/
H A Dqos.mk43 BL2_SOURCES += drivers/renesas/rcar/qos/D3/qos_init_d3.c
/rk3399_ARM-atf/plat/renesas/rcar/
H A Dplatform.mk107 else ifeq (${LSI},D3)
/rk3399_ARM-atf/docs/plat/
H A Drcar-gen3.rst32 | R-Car D3 | - Draak | |
/rk3399_ARM-atf/docs/components/
H A Dnuma-per-cpu.rst95 address 0x1000, CPU 2's cache holds data values D1, D2, D3, and D4
/rk3399_ARM-atf/drivers/st/ddr/phy/phyinit/include/
H A Dddrphy_csr_all_cdefines.h6781 #define D3 0x300U macro
/rk3399_ARM-atf/docs/design/
H A Dcpu-specific-build-macros.rst1382 architecture (see Arm DDI 0487A.h, section D3.4.3) allows cores to ignore
/rk3399_ARM-atf/docs/
H A Dchange-log.md8266 …- fix SYSTEM_OFF processing for R-Car D3 ([1b49ba0](https://review.trustedfirmware.org/plugins/git…
8882 …- add process of SSCG setting for R-Car D3 ([14f0a08](https://review.trustedfirmware.org/plugins/g…
8889 …- modify LifeC register setting for R-Car D3 ([5460f82](https://review.trustedfirmware.org/plugins…
8891 …- modify SWDT counter setting for R-Car D3 ([053c134](https://review.trustedfirmware.org/plugins/g…
8892 …- remove access to RMSTPCRn registers in R-Car D3 ([71f2239](https://review.trustedfirmware.org/pl…
8893 …- update DDR setting for R-Car D3 ([042d710](https://review.trustedfirmware.org/plugins/gitiles/TF…
9275 …- fix disabling MFIS write protection for R-Car D3 ([a8c0c3e](https://review.trustedfirmware.org/p…
9276 …- fix eMMC boot support for R-Car D3 ([77ab366](https://review.trustedfirmware.org/plugins/gitiles…
9278 …- fix version judgment for R-Car D3 ([c3d192b](https://review.trustedfirmware.org/plugins/gitiles/…
11051 - renesas/rcar_gen3: plat: New platform support added for D3